PH18730A - Communication multiplexer having a variable priority scheme using a read only memory - Google Patents

Communication multiplexer having a variable priority scheme using a read only memory

Info

Publication number
PH18730A
PH18730A PH26270A PH26270A PH18730A PH 18730 A PH18730 A PH 18730A PH 26270 A PH26270 A PH 26270A PH 26270 A PH26270 A PH 26270A PH 18730 A PH18730 A PH 18730A
Authority
PH
Philippines
Prior art keywords
read
memory
priority scheme
variable priority
communication multiplexer
Prior art date
Application number
PH26270A
Other languages
English (en)
Inventor
Gary J Goss
Angelo David Kachemov
Original Assignee
Honeywell Inf Systems
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inf Systems filed Critical Honeywell Inf Systems
Publication of PH18730A publication Critical patent/PH18730A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
    • G06F13/225—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling with priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)
PH26270A 1980-09-29 1981-09-25 Communication multiplexer having a variable priority scheme using a read only memory PH18730A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/191,875 US4385382A (en) 1980-09-29 1980-09-29 Communication multiplexer having a variable priority scheme using a read only memory

Publications (1)

Publication Number Publication Date
PH18730A true PH18730A (en) 1985-09-16

Family

ID=22707258

Family Applications (1)

Application Number Title Priority Date Filing Date
PH26270A PH18730A (en) 1980-09-29 1981-09-25 Communication multiplexer having a variable priority scheme using a read only memory

Country Status (8)

Country Link
US (1) US4385382A (fr)
JP (1) JPS6015972B2 (fr)
KR (1) KR830008232A (fr)
AU (1) AU551631B2 (fr)
BR (1) BR8106253A (fr)
CA (1) CA1179409A (fr)
MX (1) MX151197A (fr)
PH (1) PH18730A (fr)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4441162A (en) * 1981-04-22 1984-04-03 Pitney Bowes Inc. Local network interface with control processor & DMA controller for coupling data processing stations to common serial communications medium
WO1983003316A1 (fr) * 1982-03-16 1983-09-29 Burroughs Corp Selection de memoire dans un agencement adapteur a lignes multiples
US4520452A (en) * 1982-03-16 1985-05-28 Burroughs Corporation Memory selection in a multiple line adapter organization
GB2117939A (en) * 1982-03-29 1983-10-19 Ncr Co Data communication network and method of communication
US4560985B1 (en) * 1982-05-07 1994-04-12 Digital Equipment Corp Dual-count, round-robin ditributed arbitration technique for serial buses
US4494194A (en) * 1982-09-30 1985-01-15 Burroughs Corporation Line support processor for data transfer system
US4675812A (en) * 1983-02-14 1987-06-23 International Business Machines Corp. Priority circuit for channel subsystem having components with diverse and changing requirement for system resources
US4547880A (en) * 1983-05-13 1985-10-15 Able Computer Communication control apparatus for digital devices
US4626843A (en) * 1983-09-27 1986-12-02 Trw Inc. Multi-master communication bus system with parallel bus request arbitration
US5168566A (en) * 1983-11-25 1992-12-01 Sharp Kabushiki Kaisha Multi-task control device for central processor task execution control provided as a peripheral device and capable of prioritizing and timesharing the tasks
US4639859A (en) * 1984-05-24 1987-01-27 Rca Corporation Priority arbitration logic for a multi-master bus system
AU591057B2 (en) * 1984-06-01 1989-11-30 Digital Equipment Corporation Local area network for digital data processing system
US4975904A (en) * 1984-06-01 1990-12-04 Digital Equipment Corporation Local area network for digital data processing system including timer-regulated message transfer arrangement
US5058108A (en) * 1984-06-01 1991-10-15 Digital Equipment Corporation Local area network for digital data processing system
US4975905A (en) * 1984-06-01 1990-12-04 Digital Equipment Corporation Message transmission control arrangement for node in local area network
DE3585579D1 (de) * 1984-08-23 1992-04-16 Siemens Ag Datenuebertragungsverfahren ueber einen multiprozessorbus.
US4716525A (en) * 1985-04-15 1987-12-29 Concurrent Computer Corporation Peripheral controller for coupling data buses having different protocol and transfer rates
CA1263721A (fr) * 1985-10-18 1989-12-05 Owen Lloyd Nelson Systeme de transmission de blocs de messages numeriques de petite et de grande tailles
US4796022A (en) * 1985-12-13 1989-01-03 Northern Telecom Limited Double transit bus system
GB2188759B (en) * 1986-04-05 1990-09-05 Burr Brown Ltd Data processing with op code early comparison
US4821177A (en) * 1986-09-02 1989-04-11 Honeywell Bull Inc. Apparatus for controlling system accesses having multiple command level conditional rotational multiple port servicing priority hierarchy
US4812968A (en) * 1986-11-12 1989-03-14 International Business Machines Corp. Method for controlling processor access to input/output devices
US5047923A (en) * 1987-08-21 1991-09-10 Siemens Aktiengesellschaft Modularly structured digital communication system for interconnecting terminal equipment and public networks
EP0398523A3 (fr) * 1989-05-19 1991-08-21 Hitachi, Ltd. Dispositif d'entrée/sortie de données et assistance d'exécution dans des processeurs numériques
US5347637A (en) * 1989-08-08 1994-09-13 Cray Research, Inc. Modular input/output system for supercomputers
JPH03185265A (ja) * 1989-12-15 1991-08-13 Hino Motors Ltd ディーゼルエンジンの燃料噴射装置
US5157781A (en) * 1990-01-02 1992-10-20 Motorola, Inc. Data processor test architecture
US5381413A (en) * 1992-12-28 1995-01-10 Starlight Networks Data throttling system for a communications network
US5499243A (en) * 1993-01-22 1996-03-12 Hall; Dennis R. Method and apparatus for coordinating transfer of information between a base station and a plurality of radios
US5692128A (en) * 1993-06-23 1997-11-25 Microtest, Inc. Computer network with reliable and efficient removable media services
EP0652523B1 (fr) * 1993-11-10 1999-06-02 Nec Corporation Système de surveillance à distance
US5848072A (en) * 1995-08-10 1998-12-08 Motorola, Inc. Method of and apparatus for communicating messages
JP5909906B2 (ja) * 2011-07-21 2016-04-27 ソニー株式会社 情報処理装置、情報処理方法、プログラム、記録媒体、及び情報処理システム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3702008A (en) * 1970-12-07 1972-10-31 Bell Telephone Labor Inc Program for polling party line data stations for message pickups
CA1086397A (fr) * 1976-09-14 1980-09-23 Charles G. Diefenderfer Interrogation d'un systeme de transmission de donnees a circuit de conversion de positions d'impulsion en adresses binaires
US4100533A (en) * 1976-12-06 1978-07-11 Bell Telephone Laboratories, Incorporated Multipoint polling technique
US4167782A (en) * 1977-12-22 1979-09-11 Honeywell Information Systems Inc. Continuous updating of cache store

Also Published As

Publication number Publication date
CA1179409A (fr) 1984-12-11
AU7508781A (en) 1982-04-08
JPS6015972B2 (ja) 1985-04-23
JPS57132239A (en) 1982-08-16
BR8106253A (pt) 1982-06-15
US4385382A (en) 1983-05-24
AU551631B2 (en) 1986-05-08
MX151197A (es) 1984-10-09
KR830008232A (ko) 1983-11-16

Similar Documents

Publication Publication Date Title
PH18730A (en) Communication multiplexer having a variable priority scheme using a read only memory
DE3069205D1 (en) A digital optical memory
JPS56124136A (en) Reversible memory structure
JPS56136057A (en) Adaptive memory
GB8410822D0 (en) Data unit
JPS56157590A (en) Memory card
GB2079107B (en) Data multiplexing circuit
JPS56116355A (en) Data terminal unit
EP0135780A3 (en) Reconfigurable memory
JPS56166597A (en) Data collector
JPS5764393A (en) Memory array
PH18202A (en) Communication multiplexer variable priority scheme
JPS57136842A (en) Data set
JPS56144490A (en) Data memory
JPS578993A (en) Read only memory matrix
DE3364541D1 (en) Control memory organization
JPS5794897A (en) Data set
GB2114514B (en) A reading aid
JPS5744293A (en) Shift register memory
EP0032136A3 (en) Memory system
DE3062385D1 (en) A read only memory
GB8319704D0 (en) Data memory arrangement
DE3176713D1 (en) Nonvolatile memory
GB2070823B (en) Memory buffer
JPS5771591A (en) Improved memory device