MX151197A - Mejoras a sistema procesador de datos con multiplexor que utiliza memorias solamente de lectura - Google Patents

Mejoras a sistema procesador de datos con multiplexor que utiliza memorias solamente de lectura

Info

Publication number
MX151197A
MX151197A MX189391A MX18939181A MX151197A MX 151197 A MX151197 A MX 151197A MX 189391 A MX189391 A MX 189391A MX 18939181 A MX18939181 A MX 18939181A MX 151197 A MX151197 A MX 151197A
Authority
MX
Mexico
Prior art keywords
data processing
processing system
multiplexer data
uses reading
reading memories
Prior art date
Application number
MX189391A
Other languages
English (en)
Inventor
Gary J Goss
Angelo David Kachemov
Original Assignee
Honeywell Inf Systems
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inf Systems filed Critical Honeywell Inf Systems
Publication of MX151197A publication Critical patent/MX151197A/es

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
    • G06F13/225Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling with priority control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)
MX189391A 1980-09-29 1981-09-29 Mejoras a sistema procesador de datos con multiplexor que utiliza memorias solamente de lectura MX151197A (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/191,875 US4385382A (en) 1980-09-29 1980-09-29 Communication multiplexer having a variable priority scheme using a read only memory

Publications (1)

Publication Number Publication Date
MX151197A true MX151197A (es) 1984-10-09

Family

ID=22707258

Family Applications (1)

Application Number Title Priority Date Filing Date
MX189391A MX151197A (es) 1980-09-29 1981-09-29 Mejoras a sistema procesador de datos con multiplexor que utiliza memorias solamente de lectura

Country Status (8)

Country Link
US (1) US4385382A (es)
JP (1) JPS6015972B2 (es)
KR (1) KR830008232A (es)
AU (1) AU551631B2 (es)
BR (1) BR8106253A (es)
CA (1) CA1179409A (es)
MX (1) MX151197A (es)
PH (1) PH18730A (es)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4441162A (en) * 1981-04-22 1984-04-03 Pitney Bowes Inc. Local network interface with control processor & DMA controller for coupling data processing stations to common serial communications medium
WO1983003316A1 (en) * 1982-03-16 1983-09-29 Burroughs Corp Memory selection in a multiple line adapter organization
US4520452A (en) * 1982-03-16 1985-05-28 Burroughs Corporation Memory selection in a multiple line adapter organization
GB2117939A (en) * 1982-03-29 1983-10-19 Ncr Co Data communication network and method of communication
US4560985B1 (en) * 1982-05-07 1994-04-12 Digital Equipment Corp Dual-count, round-robin ditributed arbitration technique for serial buses
US4494194A (en) * 1982-09-30 1985-01-15 Burroughs Corporation Line support processor for data transfer system
US4675812A (en) * 1983-02-14 1987-06-23 International Business Machines Corp. Priority circuit for channel subsystem having components with diverse and changing requirement for system resources
US4547880A (en) * 1983-05-13 1985-10-15 Able Computer Communication control apparatus for digital devices
US4626843A (en) * 1983-09-27 1986-12-02 Trw Inc. Multi-master communication bus system with parallel bus request arbitration
US5168566A (en) * 1983-11-25 1992-12-01 Sharp Kabushiki Kaisha Multi-task control device for central processor task execution control provided as a peripheral device and capable of prioritizing and timesharing the tasks
US4639859A (en) * 1984-05-24 1987-01-27 Rca Corporation Priority arbitration logic for a multi-master bus system
AU591057B2 (en) * 1984-06-01 1989-11-30 Digital Equipment Corporation Local area network for digital data processing system
US4975904A (en) * 1984-06-01 1990-12-04 Digital Equipment Corporation Local area network for digital data processing system including timer-regulated message transfer arrangement
US5058108A (en) * 1984-06-01 1991-10-15 Digital Equipment Corporation Local area network for digital data processing system
US4975905A (en) * 1984-06-01 1990-12-04 Digital Equipment Corporation Message transmission control arrangement for node in local area network
DE3585579D1 (de) * 1984-08-23 1992-04-16 Siemens Ag Datenuebertragungsverfahren ueber einen multiprozessorbus.
US4716525A (en) * 1985-04-15 1987-12-29 Concurrent Computer Corporation Peripheral controller for coupling data buses having different protocol and transfer rates
CA1263721A (en) * 1985-10-18 1989-12-05 Owen Lloyd Nelson Communication system for the transfer of small digital message blocks and large digital message blocks
US4796022A (en) * 1985-12-13 1989-01-03 Northern Telecom Limited Double transit bus system
GB2188759B (en) * 1986-04-05 1990-09-05 Burr Brown Ltd Data processing with op code early comparison
US4821177A (en) * 1986-09-02 1989-04-11 Honeywell Bull Inc. Apparatus for controlling system accesses having multiple command level conditional rotational multiple port servicing priority hierarchy
US4812968A (en) * 1986-11-12 1989-03-14 International Business Machines Corp. Method for controlling processor access to input/output devices
US5047923A (en) * 1987-08-21 1991-09-10 Siemens Aktiengesellschaft Modularly structured digital communication system for interconnecting terminal equipment and public networks
EP0398523A3 (en) * 1989-05-19 1991-08-21 Hitachi, Ltd. A device for data i/o and execution support in digital processors
US5347637A (en) * 1989-08-08 1994-09-13 Cray Research, Inc. Modular input/output system for supercomputers
JPH03185265A (ja) * 1989-12-15 1991-08-13 Hino Motors Ltd ディーゼルエンジンの燃料噴射装置
US5157781A (en) * 1990-01-02 1992-10-20 Motorola, Inc. Data processor test architecture
US5381413A (en) * 1992-12-28 1995-01-10 Starlight Networks Data throttling system for a communications network
US5499243A (en) * 1993-01-22 1996-03-12 Hall; Dennis R. Method and apparatus for coordinating transfer of information between a base station and a plurality of radios
US5692128A (en) * 1993-06-23 1997-11-25 Microtest, Inc. Computer network with reliable and efficient removable media services
EP0652523B1 (en) * 1993-11-10 1999-06-02 Nec Corporation Remote monitoring system
US5848072A (en) * 1995-08-10 1998-12-08 Motorola, Inc. Method of and apparatus for communicating messages
JP5909906B2 (ja) * 2011-07-21 2016-04-27 ソニー株式会社 情報処理装置、情報処理方法、プログラム、記録媒体、及び情報処理システム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3702008A (en) * 1970-12-07 1972-10-31 Bell Telephone Labor Inc Program for polling party line data stations for message pickups
CA1086397A (en) * 1976-09-14 1980-09-23 Charles G. Diefenderfer Polling an data communication system having a pulse position to binary address conversion circuit
US4100533A (en) * 1976-12-06 1978-07-11 Bell Telephone Laboratories, Incorporated Multipoint polling technique
US4167782A (en) * 1977-12-22 1979-09-11 Honeywell Information Systems Inc. Continuous updating of cache store

Also Published As

Publication number Publication date
CA1179409A (en) 1984-12-11
PH18730A (en) 1985-09-16
AU7508781A (en) 1982-04-08
JPS6015972B2 (ja) 1985-04-23
JPS57132239A (en) 1982-08-16
BR8106253A (pt) 1982-06-15
US4385382A (en) 1983-05-24
AU551631B2 (en) 1986-05-08
KR830008232A (ko) 1983-11-16

Similar Documents

Publication Publication Date Title
MX151197A (es) Mejoras a sistema procesador de datos con multiplexor que utiliza memorias solamente de lectura
DK164420C (da) Multiprocessordatamatsystem
DE3280445T2 (de) Festwertspeicher.
ES509949A0 (es) Perfeccionamientos en un sistema de transaccion por tarjeta de datos
MX155253A (es) Mejoras en sistema procesador de datos
BR8200513A (pt) Sistema de processamento de dados
JPS53108747A (en) Data processing system having cache memory
BR8303530A (pt) Sistema de processamento de dados
JPS5494241A (en) Data processing system having high speed buffer memory system having word preefetching function
BR8003595A (pt) Sistema de processamento de dados
MX153946A (es) Mejoras en sistema de acumulacion de datos remotos
MX156784A (es) Mejoras en sistema para la recoleccion de datos sismicos marinos
BR8203488A (pt) Sistema computador
MX151461A (es) Mejoras a sistema de multiplicacion decimal utilizando solamente una memoria de lectura
TR22753A (tr) Sismik verilerinin islenmesine mahsus sistem
BR8303491A (pt) Sistema multiprocessador a via condutora assincrona
SE8203553L (sv) Informationsminnesanordning
GB2137003B (en) Device for reading data supports
ES509892A0 (es) Perfeccionamientos en sistemas multiprocesadores de datos.
IT1121031B (it) Sistema di elaborazione di dati multiprocessore
JPS57172443A (en) Information processor using read only memory selecting register section to which data are written
MX154936A (es) Mejoras en dispositivo comparador de senales de datos en un aparato de inspeccion de envases
FR2511539B1 (fr) Dispositif de memoire remanente
BR7903423A (pt) Sistema de processamento de dados
MX161925A (es) Mejoras en sistema procesador de datos con memoria principal