NO905351D0 - PROCEDURE FOR TRANSFER OF 1544 KBIT / S SIGNALS AND 6312 KBIT / S SIGNALS OVER 2048 RESP. 8848 KBIT / S RULES IN SYNCHRON-DIGITAL MULTIPLEX Hierarchy. - Google Patents
PROCEDURE FOR TRANSFER OF 1544 KBIT / S SIGNALS AND 6312 KBIT / S SIGNALS OVER 2048 RESP. 8848 KBIT / S RULES IN SYNCHRON-DIGITAL MULTIPLEX Hierarchy.Info
- Publication number
- NO905351D0 NO905351D0 NO905351A NO905351A NO905351D0 NO 905351 D0 NO905351 D0 NO 905351D0 NO 905351 A NO905351 A NO 905351A NO 905351 A NO905351 A NO 905351A NO 905351 D0 NO905351 D0 NO 905351D0
- Authority
- NO
- Norway
- Prior art keywords
- kbit
- signals
- link
- signal
- container
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1605—Fixed allocated frame structures
- H04J3/1611—Synchronous digital hierarchy [SDH] or SONET
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Investigating Or Analysing Biological Materials (AREA)
- Measuring Or Testing Involving Enzymes Or Micro-Organisms (AREA)
- Communication Control (AREA)
- Mobile Radio Communication Systems (AREA)
- Radio Relay Systems (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
A method for transmitting 1544 or 6312-kbit/s signals via a 2048 or 8448-kbit/s link is not known in the synchronous digital multiplex hierarchy and is to be specified. A 1544-kbit/s signal is inserted in the direction of multiplexing, using a gapped 2048-kHz clock (LT11) into a container C-111 which is completed by means of a path overhead V511 to form a virtual container VC-1111. This is transmitted via a 2048-kbit/s link (L11) with a link container (S-1111) to which a header (OH11) and pointer bytes V111 to V411 are allocated for the transmission. After adding stuffing bytes (FS11), the 1544-kbit/s signal can be fed into a subsystem unit TU-121. In the direction of demultiplexing, stuffing bytes (FS12) must be removed from a subsystem unit TU-122 and pointer bytes V112 to V412 must be inserted with the aid of a gapped 2048-kHz clock (LT12) and a header (OH12) must be inserted with the aid of a 2048-kHz clock (T12) for the transmission via a 2048-kbit/s link (L12). After the transmission, the header (OH12), the pointer bytes V112 to V412 and a path overhead V512 are removed so that the 1544-kbit/s signal can be taken from a container C-112. A 6312-kbit/s signal is transmitted correspondingly. <IMAGE>
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3941050 | 1989-12-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
NO905351D0 true NO905351D0 (en) | 1990-12-11 |
NO905351L NO905351L (en) | 1991-06-13 |
Family
ID=6395322
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NO90905351A NO905351L (en) | 1989-12-12 | 1990-12-11 | PROCEDURE FOR TRANSFER OF 1544 KBIT / S SIGNALS AND 6312 KBIT / S SIGNALS OVER 2048 RESP. 8848 KBIT / S RULES IN SYNCHRON-DIGITAL MULTIPLEX Hierarchy. |
Country Status (11)
Country | Link |
---|---|
EP (1) | EP0432556B1 (en) |
JP (1) | JPH0767101B2 (en) |
AT (1) | ATE121887T1 (en) |
AU (1) | AU630773B2 (en) |
BR (1) | BR9006294A (en) |
DE (1) | DE59008969D1 (en) |
ES (1) | ES2070978T3 (en) |
FI (1) | FI906090A (en) |
IE (1) | IE904466A1 (en) |
NO (1) | NO905351L (en) |
PT (1) | PT96153A (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9114841D0 (en) * | 1991-07-10 | 1991-08-28 | Gpt Ltd | Sdh data transmission timing |
US5633892A (en) * | 1994-07-22 | 1997-05-27 | Alcatel Network Systems, Inc. | Hybrid line coding method and apparatus using 4B/3T encoding for payload bits and 1B/1T encoding for framing information |
US5579323A (en) * | 1994-07-22 | 1996-11-26 | Alcatel Network Systems, Inc. | Virtual tributary/tributary unit transport method and apparatus |
US5490142A (en) * | 1994-09-30 | 1996-02-06 | Alcatel Network Systems, Inc. | VT group optical extension interface and VT group optical extension format method |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL8203110A (en) * | 1982-08-05 | 1984-03-01 | Philips Nv | FOURTH ORDER DIGITAL MULTIPLEX SYSTEM FOR TRANSMISSION OF A NUMBER OF DIGITAL SIGNALS WITH A NOMINAL BIT SPEED OF 44 736 KBIT / S. |
US4975908A (en) * | 1987-12-15 | 1990-12-04 | Siemens Aktiengesellschaft | Basic pulse frame and method for a digital signal multiplex hierarchy |
-
1990
- 1990-11-20 JP JP2312978A patent/JPH0767101B2/en not_active Expired - Lifetime
- 1990-11-26 EP EP90122536A patent/EP0432556B1/en not_active Expired - Lifetime
- 1990-11-26 AT AT90122536T patent/ATE121887T1/en not_active IP Right Cessation
- 1990-11-26 ES ES90122536T patent/ES2070978T3/en not_active Expired - Lifetime
- 1990-11-26 DE DE59008969T patent/DE59008969D1/en not_active Expired - Fee Related
- 1990-12-11 AU AU67965/90A patent/AU630773B2/en not_active Ceased
- 1990-12-11 NO NO90905351A patent/NO905351L/en unknown
- 1990-12-11 BR BR909006294A patent/BR9006294A/en unknown
- 1990-12-11 IE IE446690A patent/IE904466A1/en unknown
- 1990-12-11 FI FI906090A patent/FI906090A/en not_active IP Right Cessation
- 1990-12-11 PT PT96153A patent/PT96153A/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
DE59008969D1 (en) | 1995-06-01 |
EP0432556A2 (en) | 1991-06-19 |
PT96153A (en) | 1992-08-31 |
NO905351L (en) | 1991-06-13 |
FI906090A (en) | 1991-06-13 |
AU6796590A (en) | 1991-06-20 |
EP0432556B1 (en) | 1995-04-26 |
JPH03191629A (en) | 1991-08-21 |
ES2070978T3 (en) | 1995-06-16 |
JPH0767101B2 (en) | 1995-07-19 |
EP0432556A3 (en) | 1992-06-03 |
ATE121887T1 (en) | 1995-05-15 |
FI906090A0 (en) | 1990-12-11 |
BR9006294A (en) | 1991-09-24 |
IE904466A1 (en) | 1991-06-19 |
AU630773B2 (en) | 1992-11-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0422443A3 (en) | Multiplexer and demultiplexer, especially for information transmission networks with a synchronous hierarchy of digital signals | |
EP0229684A3 (en) | Data framing system for time division multiplexing transmission | |
KR880001130A (en) | Digital Block Multiplexers, Demultiplexers, and Digital Transmission Systems | |
JPS55145450A (en) | Method of synchronizing frame of digital time division multiplex communication system | |
NO892206D0 (en) | PROGRAM FOR QUALITY MONITORING OF A DIGITAL SIGNAL SECTION OF A TRANSMISSION LINE. | |
NO905351D0 (en) | PROCEDURE FOR TRANSFER OF 1544 KBIT / S SIGNALS AND 6312 KBIT / S SIGNALS OVER 2048 RESP. 8848 KBIT / S RULES IN SYNCHRON-DIGITAL MULTIPLEX Hierarchy. | |
DE59611337D1 (en) | Synchronous digital transmission system | |
CA2055823A1 (en) | Clock information transmitting device and clock information receiving device | |
ES2079406T3 (en) | CROSS-CONNECT PROCEDURE FOR SIGNALS-STM-1 OF THE MULTIPLEX-DIGITAL-SYNCHRONIC HIERARCHY. | |
DE3164103D1 (en) | Transmission system for digital data packets using a particular type of synchronization words | |
IE831940L (en) | Digital transmission | |
JPS5799884A (en) | Multiplex transmission of video signal | |
ATE121886T1 (en) | DEMULTIPLEXER WITH CIRCUIT TO REDUCE WAIT TIME JITTER. | |
JPS5474615A (en) | Test system for digital line | |
DE3663611D1 (en) | Transmission method for a digital signal multiplex apparatus | |
EP0251588A3 (en) | Bit interleaved multiplexer system providing byte synchronization for communicating apparatuses | |
KR100201331B1 (en) | A remote loop-back circuit using a v4 byte in a synchronous multiplexer | |
KR100201332B1 (en) | A local loop back circuit of vc1 in synchronous multiplexer | |
JPH04290019A (en) | Optical transmitter | |
JPS6298937A (en) | Transmission system | |
JPS54101617A (en) | Multiplexing frame synchronizing system | |
JPS6387833A (en) | Data transmission method utilizing fixed stuff bit | |
KR970031571A (en) | A TU aligning apparatus using DRAM in a sychronous transmission system |