NO20051939D0 - Arkitektur for hoyhastighets programmerbar logisk anordning (PLD) uten bruk av DC-effekt. - Google Patents

Arkitektur for hoyhastighets programmerbar logisk anordning (PLD) uten bruk av DC-effekt.

Info

Publication number
NO20051939D0
NO20051939D0 NO20051939A NO20051939A NO20051939D0 NO 20051939 D0 NO20051939 D0 NO 20051939D0 NO 20051939 A NO20051939 A NO 20051939A NO 20051939 A NO20051939 A NO 20051939A NO 20051939 D0 NO20051939 D0 NO 20051939D0
Authority
NO
Norway
Prior art keywords
pld
architecture
power
high speed
programmable logic
Prior art date
Application number
NO20051939A
Other languages
English (en)
Other versions
NO20051939L (no
Inventor
Saroj Pathak
James E Payne
Harry H Kuo
Victor V Nguyen
Original Assignee
Atmel Corp A Delaware Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp A Delaware Corp filed Critical Atmel Corp A Delaware Corp
Publication of NO20051939D0 publication Critical patent/NO20051939D0/no
Publication of NO20051939L publication Critical patent/NO20051939L/no

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17784—Structural details for adapting physical parameters for supply voltage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
NO20051939A 2002-09-20 2005-04-20 Arkitektur for hoyhastighets programmerbar logisk anordning (PLD) uten bruk av DC-effekt. NO20051939L (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/251,402 US6809550B2 (en) 2002-09-20 2002-09-20 High speed zero DC power programmable logic device (PLD) architecture
PCT/US2003/024983 WO2004027545A2 (en) 2002-09-20 2003-08-06 High speed zero dc power programmable logic device (pld) architecture

Publications (2)

Publication Number Publication Date
NO20051939D0 true NO20051939D0 (no) 2005-04-20
NO20051939L NO20051939L (no) 2005-06-20

Family

ID=31992730

Family Applications (1)

Application Number Title Priority Date Filing Date
NO20051939A NO20051939L (no) 2002-09-20 2005-04-20 Arkitektur for hoyhastighets programmerbar logisk anordning (PLD) uten bruk av DC-effekt.

Country Status (10)

Country Link
US (1) US6809550B2 (no)
EP (1) EP1547248A4 (no)
JP (1) JP2006500819A (no)
KR (1) KR20050049499A (no)
CN (1) CN100369381C (no)
AU (1) AU2003264029A1 (no)
CA (1) CA2499277A1 (no)
NO (1) NO20051939L (no)
TW (1) TWI286681B (no)
WO (1) WO2004027545A2 (no)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7400167B2 (en) * 2005-08-16 2008-07-15 Altera Corporation Apparatus and methods for optimizing the performance of programmable logic devices
US7129745B2 (en) * 2004-05-19 2006-10-31 Altera Corporation Apparatus and methods for adjusting performance of integrated circuits
US20060119382A1 (en) * 2004-12-07 2006-06-08 Shumarayev Sergey Y Apparatus and methods for adjusting performance characteristics of programmable logic devices
US7437584B2 (en) * 2006-02-27 2008-10-14 Atmel Corporation Apparatus and method for reducing power consumption in electronic devices
TWI661676B (zh) 2018-08-01 2019-06-01 新唐科技股份有限公司 可程式陣列邏輯
CN116593748B (zh) * 2023-05-23 2023-11-28 深圳市费思泰克科技有限公司 用于新能源太阳能逆变器测试的大功率可编程直流电源

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4124899A (en) 1977-05-23 1978-11-07 Monolithic Memories, Inc. Programmable array logic circuit
US4879688A (en) * 1985-03-04 1989-11-07 Lattice Semiconductor Corporation In-system programmable logic device
US4684830A (en) 1985-03-22 1987-08-04 Monolithic Memories, Inc. Output circuit for a programmable logic array
US4703206A (en) * 1985-11-19 1987-10-27 Signetics Corporation Field-programmable logic device with programmable foldback to control number of logic levels
US4789951A (en) * 1986-05-16 1988-12-06 Advanced Micro Devices, Inc. Programmable array logic cell
US4922411A (en) 1988-12-27 1990-05-01 Atmel Corporation Memory cell circuit with supplemental current
US4959564A (en) * 1989-01-06 1990-09-25 Sgs-Thomson Microelectronics, Inc. Sense amplifier power down circuitry for programmable logic device
US5272674A (en) 1992-09-21 1993-12-21 Atmel Corporation High speed memory sense amplifier with noise reduction
US5315177A (en) 1993-03-12 1994-05-24 Micron Semiconductor, Inc. One time programmable fully-testable programmable logic device with zero power and anti-fuse cell architecture
US5410268A (en) 1993-09-08 1995-04-25 Advanced Micro Devices, Inc. Latching zero-power sense amplifier with cascode
US5440508A (en) 1994-02-09 1995-08-08 Atmel Corporation Zero power high speed programmable circuit device architecture
US5532623A (en) 1994-10-21 1996-07-02 Waferscale Integration, Inc. Sense amplifier with read current tracking and zero standby power consumption
US5568066A (en) 1994-11-17 1996-10-22 Advanced Micro Devices, Inc. Sense amplifier and or gate for a high density programmable logic device
US5565793A (en) * 1995-08-22 1996-10-15 Altera Corporation Programmable logic array integrated circuit devices with regions of enhanced interconnectivity
US5734275A (en) 1996-07-18 1998-03-31 Advanced Micro Devices, Inc. Programmable logic device having a sense amplifier with virtual ground
US5909125A (en) * 1996-12-24 1999-06-01 Xilinx, Inc. FPGA using RAM control signal lines as routing or logic resources after configuration
US5974242A (en) 1997-09-25 1999-10-26 The United States Of America As Represented By The Secretary Of The Army Methods and computer programs for minimizing logic circuit design using identity cells
US5963496A (en) 1998-04-22 1999-10-05 Atmel Corporation Sense amplifier with zero power idle mode
US6236230B1 (en) 1998-07-21 2001-05-22 Cypress Semiconductor Corp. Method, architecture and circuit for product term allocation
US6038194A (en) * 1998-12-28 2000-03-14 Philips Electronics North America Corporation Memory decoder with zero static power
US6157211A (en) * 1999-04-14 2000-12-05 Xilinx, Inc. FPGA using RAM control signal lines as routing or logic resources after configuration
US6353331B1 (en) * 2000-07-10 2002-03-05 Xilinx, Inc. Complex programmable logic device with lookup table

Also Published As

Publication number Publication date
KR20050049499A (ko) 2005-05-25
CN100369381C (zh) 2008-02-13
JP2006500819A (ja) 2006-01-05
EP1547248A2 (en) 2005-06-29
US20040056679A1 (en) 2004-03-25
TWI286681B (en) 2007-09-11
EP1547248A4 (en) 2006-08-23
WO2004027545A3 (en) 2004-06-24
NO20051939L (no) 2005-06-20
CN1695304A (zh) 2005-11-09
WO2004027545B1 (en) 2004-08-19
AU2003264029A1 (en) 2004-04-08
US6809550B2 (en) 2004-10-26
AU2003264029A8 (en) 2004-04-08
WO2004027545A2 (en) 2004-04-01
CA2499277A1 (en) 2004-04-01
TW200417829A (en) 2004-09-16

Similar Documents

Publication Publication Date Title
DE60326611D1 (de) N und dergleichen
DE60311101D1 (de) 7,8,9,10-tetrahydro-6h-azepino, 6,7,8,9-tetrahydro-pyrido und 2,3-dihydro-2h-pyrrolo (2,1-b)-chinazolinon-derivate
NL1024881A1 (nl) PPAR-activatoren.
NO20051939D0 (no) Arkitektur for hoyhastighets programmerbar logisk anordning (PLD) uten bruk av DC-effekt.
ATE326467T1 (de) Imidazo 1,2-aöpyridine
DE60225764D1 (de) Eingabevorrichtung mit rotierendem, elektrischem Bauelement
DK1549187T3 (da) Drejespyd
ES1053321Y (es) Cajon flamenco perfeccionado.
FI20020644A0 (fi) Kompleksiliuos
NO20021188D0 (no) Skjell dyrkeline
ES1050698Y (es) Cerramiento perfeccionado.
ES1051885Y (es) Reloj de pared perfeccionado.
ES1051640Y (es) Cerramiento perfeccionado.
FI20021468A0 (fi) Suutin-kuristin-turbolenssi-virtausaukko
DOU2002000417U (es) Calentador de lineas.
UA6247S (uk) Центрифуга
SE0100910D0 (sv) Behållare med fläkt
DE602004029681D1 (de) Wahrnemung des nod-faktors
SE0202665D0 (sv) The W/F/T Sense ½
FI20020711A0 (fi) Menetelmä internetin puhdistamiseksi
ES1051442Y (es) Monedero perfeccionado.
ES1050962Y (es) Monedero perfeccionado.
SE0202939D0 (sv) De fyra elementen
ES1049516Y (es) Pupitre universitario perfeccionado.
DK1293476T3 (da) Drikkevare-udskænkningsindretning

Legal Events

Date Code Title Description
FC2A Withdrawal, rejection or dismissal of laid open patent application