NL7215654A - - Google Patents

Info

Publication number
NL7215654A
NL7215654A NL7215654A NL7215654A NL7215654A NL 7215654 A NL7215654 A NL 7215654A NL 7215654 A NL7215654 A NL 7215654A NL 7215654 A NL7215654 A NL 7215654A NL 7215654 A NL7215654 A NL 7215654A
Authority
NL
Netherlands
Prior art keywords
address
parity
processing unit
bus
tester
Prior art date
Application number
NL7215654A
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of NL7215654A publication Critical patent/NL7215654A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
NL7215654A 1971-11-25 1972-11-20 NL7215654A (xx)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2158433A DE2158433C3 (de) 1971-11-25 1971-11-25 Verfahren und Einrichtung zur Fehlerprüfung und Fehlerlokalisierung in einer moduleren Datenverarbeitungsanlage

Publications (1)

Publication Number Publication Date
NL7215654A true NL7215654A (xx) 1973-05-29

Family

ID=5826099

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7215654A NL7215654A (xx) 1971-11-25 1972-11-20

Country Status (10)

Country Link
US (1) US3810577A (xx)
JP (1) JPS5242505B2 (xx)
CA (1) CA969665A (xx)
CH (1) CH543130A (xx)
DE (1) DE2158433C3 (xx)
FR (1) FR2162867A5 (xx)
GB (1) GB1353135A (xx)
IT (1) IT967748B (xx)
NL (1) NL7215654A (xx)
SE (1) SE370137B (xx)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2246023B1 (xx) * 1973-09-05 1976-10-01 Honeywell Bull Soc Ind
US4020469A (en) * 1975-04-09 1977-04-26 Frank Manning Programmable arrays
US4159534A (en) * 1977-08-04 1979-06-26 Honeywell Information Systems Inc. Firmware/hardware system for testing interface logic of a data processing system
GB1599869A (en) * 1977-08-30 1981-10-07 Xerox Corp Copy reproduction machine with controller self check system
US4278850A (en) * 1978-04-11 1981-07-14 Kokusai Denshin Denwa Co., Ltd. Monitoring system for optical transmission line repeaters
GB2186103A (en) * 1986-01-30 1987-08-05 Secr Defence A fault finding aid for a computer system
US5109353A (en) 1988-12-02 1992-04-28 Quickturn Systems, Incorporated Apparatus for emulation of electronic hardware system
US5392302A (en) * 1991-03-13 1995-02-21 Quantum Corp. Address error detection technique for increasing the reliability of a storage subsystem
US5680583A (en) * 1994-02-16 1997-10-21 Arkos Design, Inc. Method and apparatus for a trace buffer in an emulation system
US5758065A (en) * 1995-11-30 1998-05-26 Ncr Corporation System and method of establishing error precedence in a computer system
US5960191A (en) * 1997-05-30 1999-09-28 Quickturn Design Systems, Inc. Emulation system with time-multiplexed interconnect
US5970240A (en) * 1997-06-25 1999-10-19 Quickturn Design Systems, Inc. Method and apparatus for configurable memory emulation
US7061821B2 (en) * 1998-10-20 2006-06-13 International Business Machines Corporation Address wrap function for addressable memory devices
DE69900971T2 (de) 1999-07-26 2004-03-18 Agilent Technologies Inc., A Delaware Corp., Palo Alto Unidirektionale Prüfung von bus-basiertem System
GB2361848A (en) * 2000-04-25 2001-10-31 Ibm Error correction for system interconnects
DE10204172A1 (de) * 2002-02-01 2003-08-07 Heidenhain Gmbh Dr Johannes Verfahren zur Überprüfung einer Schnittstelle
US20050002223A1 (en) * 2002-02-06 2005-01-06 Coteus Paul William Output driver impedance control for addressable memory devices
US7080284B1 (en) * 2002-07-19 2006-07-18 Newisys, Inc. Computer server architecture and diagnostic framework for testing same
DE102014210653A1 (de) * 2014-06-04 2015-12-17 Conti Temic Microelectronic Gmbh Vorrichtung zur Ansteuerung und/oder Überwachung eines bürstenlosen Gleichstrommotors

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL279116A (xx) * 1961-05-31
DE1927549A1 (de) * 1969-05-30 1970-12-03 Ibm Deutschland Fehlerpruefeinrichtung in elektronischen Datenverarbeitungsanlagen

Also Published As

Publication number Publication date
CA969665A (en) 1975-06-17
DE2158433C3 (de) 1975-07-31
US3810577A (en) 1974-05-14
CH543130A (de) 1973-10-15
FR2162867A5 (xx) 1973-07-20
JPS4861041A (xx) 1973-08-27
SE370137B (xx) 1974-09-30
IT967748B (it) 1974-03-11
GB1353135A (en) 1974-05-15
JPS5242505B2 (xx) 1977-10-25
DE2158433B2 (de) 1974-03-28
DE2158433A1 (de) 1973-05-30

Similar Documents

Publication Publication Date Title
FR2162867A5 (xx)
US3872452A (en) Floating addressing system and method
HK13685A (en) Wafer scale integration system
ATE72066T1 (de) Selbstpruefende rechnerschaltungsanordnung.
GB1315340A (en) Data processing apparatus
JPS6470999A (en) Method and apparatus for memory test
GB1390140A (en) Interconnection tester system
ES325124A1 (es) Una maquina calculadora.
FR2337374B1 (xx)
FR2374690B1 (xx)
ATE107819T1 (de) Hochverfügbares serielles bussystem.
KR860009340A (ko) 메모리용량 확장회로
GB1250926A (xx)
GB1460038A (en) Digital data-processing apparatus
US3234373A (en) Fully checkable adder
GB1317510A (en) Computers
GB1402080A (en) Error checking apparatus for group of control logic units
KR900702450A (ko) 미니컴퓨터용 병렬 스트링 프로세서 및 방법
US3309666A (en) Transistorized parity bit generating and checking circuit
JPS61136135A (ja) 外部バスエラ−検出回路
GB1439333A (en) Electronic multi-register arrangements
GB1490477A (en) Arrangements for producing information for controlling a printer unit of a teleprinter
JPS6240738B2 (xx)
SU936034A1 (ru) Резервированное запоминающее устройство
JPS5727342A (en) Error checking system for error detecting correcting circuit