NL193547C - Halfgeleider-geheugenmatrix met reservegeheugenelementen. - Google Patents

Halfgeleider-geheugenmatrix met reservegeheugenelementen. Download PDF

Info

Publication number
NL193547C
NL193547C NL8900265A NL8900265A NL193547C NL 193547 C NL193547 C NL 193547C NL 8900265 A NL8900265 A NL 8900265A NL 8900265 A NL8900265 A NL 8900265A NL 193547 C NL193547 C NL 193547C
Authority
NL
Netherlands
Prior art keywords
spare
normal
column
input
bit line
Prior art date
Application number
NL8900265A
Other languages
English (en)
Dutch (nl)
Other versions
NL8900265A (nl
NL193547B (nl
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of NL8900265A publication Critical patent/NL8900265A/nl
Publication of NL193547B publication Critical patent/NL193547B/xx
Application granted granted Critical
Publication of NL193547C publication Critical patent/NL193547C/nl

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/846—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Dram (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Static Random-Access Memory (AREA)
NL8900265A 1988-05-13 1989-02-03 Halfgeleider-geheugenmatrix met reservegeheugenelementen. NL193547C (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019880005598A KR910003594B1 (ko) 1988-05-13 1988-05-13 스페어컬럼(column)선택방법 및 회로
KR880005598 1988-05-13

Publications (3)

Publication Number Publication Date
NL8900265A NL8900265A (nl) 1989-12-01
NL193547B NL193547B (nl) 1999-09-01
NL193547C true NL193547C (nl) 2000-01-04

Family

ID=19274345

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8900265A NL193547C (nl) 1988-05-13 1989-02-03 Halfgeleider-geheugenmatrix met reservegeheugenelementen.

Country Status (8)

Country Link
US (1) US5045720A (de)
JP (1) JP2583304B2 (de)
KR (1) KR910003594B1 (de)
DE (1) DE3903486A1 (de)
FR (1) FR2631483B1 (de)
GB (1) GB2218547B (de)
HK (1) HK1000188A1 (de)
NL (1) NL193547C (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH043399A (ja) * 1990-04-19 1992-01-08 Sharp Corp 半導体記憶装置
GB9223226D0 (en) * 1992-11-05 1992-12-16 Algotronix Ltd Improved configurable cellular array (cal ii)
US5392245A (en) * 1993-08-13 1995-02-21 Micron Technology, Inc. Redundancy elements using thin film transistors (TFTs)
US5369314A (en) * 1994-02-22 1994-11-29 Altera Corporation Programmable logic device with redundant circuitry
KR0172393B1 (ko) * 1995-11-22 1999-03-30 김광호 탄력적인 컬럼구제 기능을 가지는 반도체 메모리 장치
US6034536A (en) * 1997-02-05 2000-03-07 Altera Corporation Redundancy circuitry for logic circuits
US6091258A (en) * 1997-02-05 2000-07-18 Altera Corporation Redundancy circuitry for logic circuits
DE69802927T2 (de) 1997-05-23 2002-08-08 Altera Corp A Delaware Corp Sa Redundanzschaltung für programmierbare logikanordnung mit verschachtelten eingangsschaltkreisen
US6201404B1 (en) 1998-07-14 2001-03-13 Altera Corporation Programmable logic device with redundant circuitry
JP3307360B2 (ja) * 1999-03-10 2002-07-24 日本電気株式会社 半導体集積回路装置
US7131039B2 (en) * 2002-12-11 2006-10-31 Hewlett-Packard Development Company, L.P. Repair techniques for memory with multiple redundancy
US9244799B2 (en) * 2014-01-06 2016-01-26 International Business Machines Corporation Bus interface optimization by selecting bit-lanes having best performance margins

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228528B2 (en) * 1979-02-09 1992-10-06 Memory with redundant rows and columns
WO1980002889A1 (en) * 1979-06-15 1980-12-24 Fujitsu Ltd Semiconductor memory device
JPS5685934A (en) * 1979-12-14 1981-07-13 Nippon Telegr & Teleph Corp <Ntt> Control signal generating circuit
US4538245A (en) * 1982-04-12 1985-08-27 Seeq Technology, Inc. Enabling circuit for redundant word lines in a semiconductor memory array
DE3311427A1 (de) * 1983-03-29 1984-10-04 Siemens AG, 1000 Berlin und 8000 München Integrierter dynamischer schreib-lesespeicher
JPS60130000A (ja) * 1983-12-15 1985-07-11 Mitsubishi Electric Corp 半導体記憶装置
US4739469A (en) * 1984-04-19 1988-04-19 Nissan Motor Company, Limited Fail-safe circuit for a control system
JPH0648822B2 (ja) * 1985-03-04 1994-06-22 株式会社日立製作所 デイジタル伝送系における異常処理方法
JP2530610B2 (ja) * 1986-02-27 1996-09-04 富士通株式会社 半導体記憶装置
JPS62153700U (de) * 1986-03-20 1987-09-29
JPS62250600A (ja) * 1986-04-22 1987-10-31 Sharp Corp 半導体集積回路装置
KR890003488B1 (ko) * 1986-06-30 1989-09-22 삼성전자 주식회사 데이터 전송회로
KR890003691B1 (ko) * 1986-08-22 1989-09-30 삼성전자 주식회사 블럭 열 리던던씨 회로
JP2603206B2 (ja) * 1987-03-16 1997-04-23 シーメンス、アクチエンゲゼルシヤフト 多段集積デコーダ装置
US4800302A (en) * 1987-07-17 1989-01-24 Trw Inc. Redundancy system with distributed mapping

Also Published As

Publication number Publication date
GB2218547A (en) 1989-11-15
KR910003594B1 (ko) 1991-06-07
GB2218547B (en) 1992-10-14
DE3903486A1 (de) 1989-11-23
FR2631483B1 (fr) 1994-01-07
JPH0218796A (ja) 1990-01-23
JP2583304B2 (ja) 1997-02-19
US5045720A (en) 1991-09-03
DE3903486C2 (de) 1991-06-27
KR890017704A (ko) 1989-12-16
NL8900265A (nl) 1989-12-01
GB8902434D0 (en) 1989-03-22
HK1000188A1 (en) 1998-01-23
FR2631483A1 (fr) 1989-11-17
NL193547B (nl) 1999-09-01

Similar Documents

Publication Publication Date Title
NL193547C (nl) Halfgeleider-geheugenmatrix met reservegeheugenelementen.
US7110309B2 (en) Memory architecture with single-port cell and dual-port (read and write) functionality
US6226215B1 (en) Semiconductor memory device having reduced data access time and improve speed
KR100546415B1 (ko) 메모리 장치의 파워 노이즈를 방지하는 직렬 웨이크 업 회로
US5267197A (en) Read/write memory having an improved write driver
US7821853B2 (en) Memory redundance circuit techniques
US7113004B2 (en) Sense amplifier with offset cancellation and charge-share limited swing drivers
JP3914665B2 (ja) 半導体メモリ装置
JP3221900B2 (ja) プレチャージ型冗長マルチプレクス動作を有する半導体メモリ
USRE36621E (en) Semiconductor memory device
US20020008250A1 (en) Memory module with hierarchical functionality
US9627033B2 (en) Sense amplifier and semiconductor device for securing operation margin of sense amplifier
KR19980080431A (ko) 선택적 프리차지 회로를 포함한 저전력 메모리
US5650970A (en) semiconductor memory device having a flash write function
JP3776701B2 (ja) 改良型ｓｒａｍの方法と装置
JPH0713863B2 (ja) ダイナミック型ランダムアクセスメモリ
JPH11162167A (ja) 同期式半導体メモリ装置及びそのデータ入出力線のプリチャージ方法
WO2005091934A2 (en) Sense amplifier systems and methods
JP2000182374A (ja) ダイナミック型半導体メモリ
JP2001243774A (ja) 半導体記憶装置
US6061286A (en) Memory device with reduced power dissipation
JP2001101893A (ja) スタティック型半導体記憶装置
WO1987005431A1 (en) Content addressable memory and self-blocking driver
JP3547570B2 (ja) アドレスデコード回路
KR940007242B1 (ko) 반도체 메모리 소자의 컬럼 입출력 구조

Legal Events

Date Code Title Description
A1A A request for search or an international-type search has been filed
BB A search report has been drawn up
BC A request for examination has been filed
V4 Discontinued because of reaching the maximum lifetime of a patent

Effective date: 20090203