NL192228C - Interruptsysteem. - Google Patents
Interruptsysteem. Download PDFInfo
- Publication number
- NL192228C NL192228C NL8204670A NL8204670A NL192228C NL 192228 C NL192228 C NL 192228C NL 8204670 A NL8204670 A NL 8204670A NL 8204670 A NL8204670 A NL 8204670A NL 192228 C NL192228 C NL 192228C
- Authority
- NL
- Netherlands
- Prior art keywords
- processor
- interrupt
- fifo
- memory
- processors
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/326,908 US4604500A (en) | 1981-12-02 | 1981-12-02 | Multiprocessing interrupt arrangement |
US32690881 | 1981-12-02 |
Publications (3)
Publication Number | Publication Date |
---|---|
NL8204670A NL8204670A (nl) | 1983-07-01 |
NL192228B NL192228B (nl) | 1996-11-01 |
NL192228C true NL192228C (nl) | 1997-03-04 |
Family
ID=23274259
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL8204670A NL192228C (nl) | 1981-12-02 | 1982-12-01 | Interruptsysteem. |
Country Status (13)
Country | Link |
---|---|
US (1) | US4604500A (it) |
JP (1) | JPS58149557A (it) |
AU (1) | AU559645B2 (it) |
BE (1) | BE895188A (it) |
CA (1) | CA1186802A (it) |
DE (1) | DE3243830C2 (it) |
ES (2) | ES517861A0 (it) |
FR (1) | FR2517442B1 (it) |
GB (1) | GB2110442B (it) |
IE (1) | IE54282B1 (it) |
IT (1) | IT1154388B (it) |
NL (1) | NL192228C (it) |
SE (1) | SE8206640L (it) |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62184544A (ja) * | 1986-02-10 | 1987-08-12 | Nec Corp | 仮想計算機システム |
JPS62243058A (ja) * | 1986-04-15 | 1987-10-23 | Fanuc Ltd | マルチプロセツサシステムの割込制御方法 |
CA1280216C (en) * | 1986-08-05 | 1991-02-12 | At&T Global Information Solutions Company | Time slot protocol in the transmission of data in a data processing network |
JPS63186360A (ja) * | 1987-01-29 | 1988-08-01 | Matsushita Graphic Commun Syst Inc | マルチcpu装置 |
FI884026A (fi) * | 1987-09-03 | 1989-03-04 | Honeywell Bull | Mikroprocessors vektoravbrott. |
JPH02503121A (ja) * | 1987-10-06 | 1990-09-27 | ベル、コミュニケーションズ、リサーチ、インコーポレーテッド | マルチプルプロセッサシステムにおける各プロセッサ用選択受信器 |
JPH01151350U (it) * | 1988-04-08 | 1989-10-19 | ||
US5283869A (en) * | 1989-07-25 | 1994-02-01 | Allen-Bradley Company, Inc. | Interrupt structure for network interface circuit |
JPH0619759B2 (ja) * | 1990-05-21 | 1994-03-16 | 富士ゼロックス株式会社 | マルチプロセッサシステムにおける相互通信方法 |
US5125093A (en) * | 1990-08-14 | 1992-06-23 | Nexgen Microsystems | Interrupt control for multiprocessor computer system |
US5870497A (en) * | 1991-03-15 | 1999-02-09 | C-Cube Microsystems | Decoder for compressed video signals |
US5805841A (en) * | 1991-07-24 | 1998-09-08 | Micron Electronics, Inc. | Symmetric parallel multi-processing bus architeture |
DE69223303T2 (de) * | 1991-09-27 | 1998-06-18 | Sun Microsystems Inc | Verfahren und Gerät für die dynamische Zuweisung von unadressierten Unterbrechungen |
US5581770A (en) * | 1992-06-04 | 1996-12-03 | Mitsubishi Denki Kabushiki Kaisha | Floating interruption handling system and method |
US5438677A (en) * | 1992-08-17 | 1995-08-01 | Intel Corporation | Mutual exclusion for computer system |
US5481724A (en) * | 1993-04-06 | 1996-01-02 | International Business Machines Corp. | Peer to peer computer-interrupt handling |
US6170003B1 (en) * | 1993-08-10 | 2001-01-02 | International Computers Limited | Apparatus and method for communicating messages between data processing nodes using remote reading of message queues |
CA2123447C (en) * | 1993-09-20 | 1999-02-16 | Richard L. Arndt | Scalable system interrupt structure for a multiprocessing system |
JPH07105023A (ja) * | 1993-09-20 | 1995-04-21 | Internatl Business Mach Corp <Ibm> | データ処理システム内でスプリアス割込みを検出するための方法及び装置 |
JPH07262152A (ja) * | 1994-03-24 | 1995-10-13 | Hitachi Ltd | コンピュータシステム |
US5553293A (en) * | 1994-12-09 | 1996-09-03 | International Business Machines Corporation | Interprocessor interrupt processing system |
US5560018A (en) * | 1994-12-16 | 1996-09-24 | International Business Machines Corporation | Providing external interrupt serialization compatibility in a multiprocessing environment for software written to run in a uniprocessor environment |
US5872982A (en) * | 1994-12-28 | 1999-02-16 | Compaq Computer Corporation | Reducing the elapsed time period between an interrupt acknowledge and an interrupt vector |
US5689713A (en) * | 1995-03-31 | 1997-11-18 | Sun Microsystems, Inc. | Method and apparatus for interrupt communication in a packet-switched computer system |
US6098104A (en) * | 1997-04-08 | 2000-08-01 | International Business Machines Corporation | Source and destination initiated interrupts for message arrival notification, and related data structures |
US6098105A (en) * | 1997-04-08 | 2000-08-01 | International Business Machines Corporation | Source and destination initiated interrupt method for message arrival notification |
US6105071A (en) * | 1997-04-08 | 2000-08-15 | International Business Machines Corporation | Source and destination initiated interrupt system for message arrival notification |
US6247091B1 (en) * | 1997-04-28 | 2001-06-12 | International Business Machines Corporation | Method and system for communicating interrupts between nodes of a multinode computer system |
US6192439B1 (en) * | 1998-08-11 | 2001-02-20 | Hewlett-Packard Company | PCI-compliant interrupt steering architecture |
US20020178313A1 (en) * | 2001-03-30 | 2002-11-28 | Gary Scott Paul | Using software interrupts to manage communication between data processors |
US7480697B2 (en) * | 2002-05-28 | 2009-01-20 | International Business Machines Corporation | Method and apparatus using attached hardware subsystem to communicate between attached hosts |
US8984199B2 (en) * | 2003-07-31 | 2015-03-17 | Intel Corporation | Inter-processor interrupts |
US7752371B2 (en) * | 2003-12-29 | 2010-07-06 | Broadcom Corporation | System and method for interrupt abstraction |
US7444449B2 (en) * | 2006-02-09 | 2008-10-28 | Sony Ericsson Mobile Communications Ab | Method, computer program product and computer system for controlling execution of an interruption routine |
US9661521B2 (en) | 2015-01-08 | 2017-05-23 | Freescale Semiconductor, Inc. | Interrupt handling system for cellular communication network |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4320451A (en) * | 1974-04-19 | 1982-03-16 | Honeywell Information Systems Inc. | Extended semaphore architecture |
JPS50156336A (it) * | 1974-06-05 | 1975-12-17 | ||
US4015243A (en) * | 1975-06-02 | 1977-03-29 | Kurpanek Horst G | Multi-processing computer system |
JPS5537680A (en) * | 1978-09-08 | 1980-03-15 | Nec Corp | Decentralized control system |
NL7907179A (nl) * | 1979-09-27 | 1981-03-31 | Philips Nv | Signaalprocessorinrichting met voorwaardelijke- -interrupteenheid en multiprocessorsysteem met deze signaalprocessorinrichtingen. |
US4271468A (en) * | 1979-11-06 | 1981-06-02 | International Business Machines Corp. | Multiprocessor mechanism for handling channel interrupts |
JPS5835294B2 (ja) * | 1980-02-06 | 1983-08-02 | 富士通株式会社 | マルチプロセツサ処理方式 |
US4323967A (en) * | 1980-04-15 | 1982-04-06 | Honeywell Information Systems Inc. | Local bus interface for controlling information transfers between units in a central subsystem |
US4414624A (en) * | 1980-11-19 | 1983-11-08 | The United States Of America As Represented By The Secretary Of The Navy | Multiple-microcomputer processing |
US4424561A (en) * | 1980-12-31 | 1984-01-03 | Honeywell Information Systems Inc. | Odd/even bank structure for a cache memory |
US4420806A (en) * | 1981-01-15 | 1983-12-13 | Harris Corporation | Interrupt coupling and monitoring system |
-
1981
- 1981-12-02 US US06/326,908 patent/US4604500A/en not_active Expired - Lifetime
-
1982
- 1982-11-22 SE SE8206640A patent/SE8206640L/ not_active Application Discontinuation
- 1982-11-23 FR FR8219574A patent/FR2517442B1/fr not_active Expired
- 1982-11-26 DE DE3243830A patent/DE3243830C2/de not_active Expired - Lifetime
- 1982-11-29 AU AU90951/82A patent/AU559645B2/en not_active Expired
- 1982-11-29 CA CA000416598A patent/CA1186802A/en not_active Expired
- 1982-11-29 GB GB08233921A patent/GB2110442B/en not_active Expired
- 1982-11-30 BE BE0/209604A patent/BE895188A/fr unknown
- 1982-12-01 IE IE2859/82A patent/IE54282B1/en unknown
- 1982-12-01 IT IT24548/82A patent/IT1154388B/it active
- 1982-12-01 NL NL8204670A patent/NL192228C/nl not_active IP Right Cessation
- 1982-12-01 ES ES517861A patent/ES517861A0/es active Granted
- 1982-12-02 JP JP57210713A patent/JPS58149557A/ja active Pending
-
1983
- 1983-11-08 ES ES527124A patent/ES527124A0/es active Granted
Also Published As
Publication number | Publication date |
---|---|
AU9095182A (en) | 1983-06-09 |
IE54282B1 (en) | 1989-08-16 |
IE822859L (en) | 1983-06-02 |
IT8224548A0 (it) | 1982-12-01 |
ES8402091A1 (es) | 1984-02-01 |
FR2517442B1 (fr) | 1988-09-16 |
SE8206640D0 (sv) | 1982-11-22 |
IT1154388B (it) | 1987-01-21 |
NL192228B (nl) | 1996-11-01 |
NL8204670A (nl) | 1983-07-01 |
GB2110442B (en) | 1985-07-24 |
DE3243830C2 (de) | 1995-03-09 |
FR2517442A1 (fr) | 1983-06-03 |
GB2110442A (en) | 1983-06-15 |
SE8206640L (sv) | 1983-06-03 |
ES8407348A1 (es) | 1984-09-16 |
ES527124A0 (es) | 1984-09-16 |
CA1186802A (en) | 1985-05-07 |
US4604500A (en) | 1986-08-05 |
DE3243830A1 (de) | 1983-06-16 |
AU559645B2 (en) | 1987-03-19 |
ES517861A0 (es) | 1984-02-01 |
JPS58149557A (ja) | 1983-09-05 |
BE895188A (fr) | 1983-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NL192228C (nl) | Interruptsysteem. | |
US5854906A (en) | Method and apparatus for fast-forwarding slave request in a packet-switched computer system | |
US4930069A (en) | Mechanism and method for transferring data between bus units having varying master and slave DMA capabilities | |
US20080109573A1 (en) | RDMA systems and methods for sending commands from a source node to a target node for local execution of commands at the target node | |
US5852718A (en) | Method and apparatus for hybrid packet-switched and circuit-switched flow control in a computer system | |
US20080109569A1 (en) | Remote DMA systems and methods for supporting synchronization of distributed processes in a multi-processor system using collective operations | |
US6910062B2 (en) | Method and apparatus for transmitting packets within a symmetric multiprocessor system | |
US5907485A (en) | Method and apparatus for flow control in packet-switched computer system | |
US6470408B1 (en) | Apparatus and method for delivering interrupts via an APIC bus to IA-32 processors | |
JPH04312160A (ja) | マルチプロセッサシステムおよびそのメッセージ送受信制御装置 | |
EP0317481B1 (en) | Remote storage management mechanism and method | |
US5204954A (en) | Remote storage management mechanism and method | |
US20080109604A1 (en) | Systems and methods for remote direct memory access to processor caches for RDMA reads and writes | |
KR20020008955A (ko) | 버스 시스템 및 그 실행 순서 조정방법 | |
US5944788A (en) | Message transfer system and control method for multiple sending and receiving modules in a network supporting hardware and software emulated modules | |
US5848297A (en) | Control apparatus for maintaining order and accomplishing priority promotion in a computer interconnect | |
US6625679B1 (en) | Apparatus and method for converting interrupt transactions to interrupt signals to distribute interrupts to IA-32 processors | |
JP5904948B2 (ja) | システムのいくつかの構成要素のメモリ間の直接データ転送を許可するそのシステム | |
US5999969A (en) | Interrupt handling system for message transfers in network having mixed hardware and software emulated modules | |
US5590372A (en) | VME bus transferring system broadcasting modifiers to multiple devices and the multiple devices simultaneously receiving data synchronously to the modifiers without acknowledging the modifiers | |
US5983266A (en) | Control method for message communication in network supporting software emulated modules and hardware implemented modules | |
KR20020067752A (ko) | 코프로세서 방식의 원칩 비동기 마이크로 프로세서 간의인터페이스 회로 | |
US5842003A (en) | Auxiliary message arbitrator for digital message transfer system in network of hardware modules | |
JPH0666061B2 (ja) | マルチcpu通信装置 | |
US7363412B1 (en) | Interrupting a microprocessor after a data transmission is complete |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
V4 | Discontinued because of reaching the maximum lifetime of a patent |
Effective date: 20021201 |