NL192144C - Informatieverwerkende inrichting. - Google Patents

Informatieverwerkende inrichting. Download PDF

Info

Publication number
NL192144C
NL192144C NL8105849A NL8105849A NL192144C NL 192144 C NL192144 C NL 192144C NL 8105849 A NL8105849 A NL 8105849A NL 8105849 A NL8105849 A NL 8105849A NL 192144 C NL192144 C NL 192144C
Authority
NL
Netherlands
Prior art keywords
memory
signals
page
address
register
Prior art date
Application number
NL8105849A
Other languages
English (en)
Dutch (nl)
Other versions
NL192144B (nl
NL8105849A (nl
Original Assignee
Wang Laboratories
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wang Laboratories filed Critical Wang Laboratories
Publication of NL8105849A publication Critical patent/NL8105849A/nl
Publication of NL192144B publication Critical patent/NL192144B/xx
Application granted granted Critical
Publication of NL192144C publication Critical patent/NL192144C/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
NL8105849A 1980-12-29 1981-12-24 Informatieverwerkende inrichting. NL192144C (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US22090280 1980-12-29
US06/220,902 US4410941A (en) 1980-12-29 1980-12-29 Computer having an indexed local ram to store previously translated virtual addresses

Publications (3)

Publication Number Publication Date
NL8105849A NL8105849A (nl) 1982-07-16
NL192144B NL192144B (nl) 1996-10-01
NL192144C true NL192144C (nl) 1997-02-04

Family

ID=22825488

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8105849A NL192144C (nl) 1980-12-29 1981-12-24 Informatieverwerkende inrichting.

Country Status (11)

Country Link
US (1) US4410941A (ko)
JP (1) JPS57135493A (ko)
BE (1) BE891653A (ko)
CA (1) CA1165898A (ko)
CH (1) CH657218A5 (ko)
DE (1) DE3151745A1 (ko)
FR (1) FR2497374B1 (ko)
GB (1) GB2090448B (ko)
IT (1) IT1145635B (ko)
NL (1) NL192144C (ko)
SE (1) SE445269B (ko)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4464713A (en) * 1981-08-17 1984-08-07 International Business Machines Corporation Method and apparatus for converting addresses of a backing store having addressable data storage devices for accessing a cache attached to the backing store
US4525778A (en) * 1982-05-25 1985-06-25 Massachusetts Computer Corporation Computer memory control
JPS6047624B2 (ja) * 1982-06-30 1985-10-22 富士通株式会社 アドレス変換制御方式
US4513371A (en) * 1982-07-29 1985-04-23 Ncr Corporation Computer interface apparatus using split-cycle lookahead addressing for faster access to paged memory
US4926316A (en) * 1982-09-29 1990-05-15 Apple Computer, Inc. Memory management unit with overlapping control for accessing main memory of a digital computer
US4524415A (en) * 1982-12-07 1985-06-18 Motorola, Inc. Virtual machine data processor
US4638426A (en) * 1982-12-30 1987-01-20 International Business Machines Corporation Virtual memory address translation mechanism with controlled data persistence
DE3300223A1 (de) * 1983-01-05 1984-07-05 Siemens AG, 1000 Berlin und 8000 München Anordnung zur umwandlung einer virtuellen adresse in eine physikalische adresse fuer einen in seiten organisierten arbeitsspeicher einer datenverarbeitungsanlage
US4580217A (en) * 1983-06-22 1986-04-01 Ncr Corporation High speed memory management system and method
US4538241A (en) * 1983-07-14 1985-08-27 Burroughs Corporation Address translation buffer
US4747043A (en) * 1984-02-10 1988-05-24 Prime Computer, Inc. Multiprocessor cache coherence system
US4669043A (en) * 1984-02-17 1987-05-26 Signetics Corporation Memory access controller
US4873629A (en) * 1984-06-20 1989-10-10 Convex Computer Corporation Instruction processing unit for computer
US4757438A (en) * 1984-07-12 1988-07-12 Texas Instruments Incorporated Computer system enabling automatic memory management operations
EP0182501A3 (en) * 1984-11-20 1988-01-20 Tektronix, Inc. Memory mapping method and apparatus
US4835686A (en) * 1985-05-29 1989-05-30 Kabushiki Kaisha Toshiba Cache system adopting an LRU system, and magnetic disk controller incorporating it
US4972338A (en) * 1985-06-13 1990-11-20 Intel Corporation Memory management for microprocessor system
US4698749A (en) * 1985-10-18 1987-10-06 Gte Communication Systems Corporation RAM memory overlay gate array circuit
JPH0814803B2 (ja) * 1986-05-23 1996-02-14 株式会社日立製作所 アドレス変換方式
US4930065A (en) * 1987-08-20 1990-05-29 David Computer Corporation Automatic data channels for a computer system
US4937736A (en) * 1987-11-30 1990-06-26 International Business Machines Corporation Memory controller for protected memory with automatic access granting capability
US5155834A (en) * 1988-03-18 1992-10-13 Wang Laboratories, Inc. Reference and change table storage system for virtual memory data processing system having a plurality of processors accessing common memory
US5155826A (en) * 1988-12-05 1992-10-13 Fadem Richard J Memory paging method and apparatus
US5099415A (en) * 1989-02-15 1992-03-24 International Business Machines Guess mechanism for virtual address translation
US5644787A (en) * 1993-08-03 1997-07-01 Seiko Epson Corporation Apparatus for controlling data transfer between external interfaces through buffer memory using table data having transfer start address transfer count and unit selection parameter
US5479628A (en) * 1993-10-12 1995-12-26 Wang Laboratories, Inc. Virtual address translation hardware assist circuit and method
US5842225A (en) * 1995-02-27 1998-11-24 Sun Microsystems, Inc. Method and apparatus for implementing non-faulting load instruction
US5838893A (en) * 1996-12-26 1998-11-17 Microsoft Corporation Method and system for remapping physical memory
US5956754A (en) * 1997-03-03 1999-09-21 Data General Corporation Dynamic shared user-mode mapping of shared memory
KR100546403B1 (ko) * 2004-02-19 2006-01-26 삼성전자주식회사 감소된 메모리 버스 점유 시간을 가지는 시리얼 플레쉬메모리 컨트롤러
US7506009B2 (en) * 2005-01-28 2009-03-17 Dell Products Lp Systems and methods for accessing a shared storage network using multiple system nodes configured as server nodes
GB0505289D0 (en) * 2005-03-15 2005-04-20 Symbian Software Ltd Computing device with automated page based rem shadowing and method of operation
US20070039060A1 (en) * 2005-08-12 2007-02-15 Jamieson Georges E Methods and systems for programming secure data into programmable and irreversible cells
US9588902B2 (en) * 2012-12-04 2017-03-07 Advanced Micro Devices, Inc. Flexible page sizes for virtual memory

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3829840A (en) * 1972-07-24 1974-08-13 Ibm Virtual memory system
JPS51115737A (en) * 1975-03-24 1976-10-12 Hitachi Ltd Adress conversion versus control system
US3976978A (en) * 1975-03-26 1976-08-24 Honeywell Information Systems, Inc. Method of generating addresses to a paged memory
JPS52149444A (en) * 1976-06-08 1977-12-12 Fujitsu Ltd Multiplex virtual space processing data processing system
DE2641722C3 (de) * 1976-09-16 1981-10-08 Siemens AG, 1000 Berlin und 8000 München Hierarchisch geordnetes Speichersystem für eine datenverarbeitende Anlage mit virtueller Adressierung
JPS53121538A (en) * 1977-03-31 1978-10-24 Fujitsu Ltd Information processor

Also Published As

Publication number Publication date
NL192144B (nl) 1996-10-01
FR2497374A1 (fr) 1982-07-02
IT8168706A0 (it) 1981-12-29
SE445269B (sv) 1986-06-09
JPH0425579B2 (ko) 1992-05-01
SE8107831L (sv) 1982-06-30
GB2090448B (en) 1984-11-28
GB2090448A (en) 1982-07-07
IT1145635B (it) 1986-11-05
US4410941A (en) 1983-10-18
FR2497374B1 (fr) 1988-05-06
DE3151745A1 (de) 1982-08-19
DE3151745C2 (ko) 1991-05-16
CA1165898A (en) 1984-04-17
NL8105849A (nl) 1982-07-16
CH657218A5 (de) 1986-08-15
BE891653A (fr) 1982-04-16
JPS57135493A (en) 1982-08-21

Similar Documents

Publication Publication Date Title
NL192144C (nl) Informatieverwerkende inrichting.
JP2635058B2 (ja) アドレス変換方式
US4339804A (en) Memory system wherein individual bits may be updated
US3949379A (en) Pipeline data processing apparatus with high speed slave store
US4325116A (en) Parallel storage access by multiprocessors
US3979726A (en) Apparatus for selectively clearing a cache store in a processor having segmentation and paging
US5317705A (en) Apparatus and method for TLB purge reduction in a multi-level machine system
US3947823A (en) Means for coordinating asynchronous main store accesses in a multiprocessing system using virtual storage
US3786432A (en) Push-pop memory stack having reach down mode and improved means for processing double-word items
JP2619859B2 (ja) 自動更新する単純化キャッシュ
US4577274A (en) Demand paging scheme for a multi-ATB shared memory processing system
US5148544A (en) Apparatus and method for control of asynchronous program interrupt events in a data processing system
EP0315321B1 (en) Multiprocessor system with multiple memories
US4520441A (en) Data processing system
US3778776A (en) Electronic computer comprising a plurality of general purpose registers and having a dynamic relocation capability
US5182805A (en) Method and system for determining copy-on-write condition
US4079453A (en) Method and apparatus to test address formulation in an advanced computer system
GB888732A (ko)
US3701977A (en) General purpose digital computer
US3840864A (en) Multiple memory unit controller
EP0297892B1 (en) Apparatus and method for control of asynchronous program interrupt events in a data processing system
EP0915416B1 (en) System for allowing a two word instruction to be executed in a single cycle and method therefor
GB2037466A (en) Computer with cache memory
JP3456727B2 (ja) データ処理装置
Welch An investigation of descriptor oriented architecture

Legal Events

Date Code Title Description
A85 Still pending on 85-01-01
BA A request for search or an international-type search has been filed
BB A search report has been drawn up
BC A request for examination has been filed
V2 Lapsed due to non-payment of the last due maintenance fee for the patent application

Free format text: 970701