MY134591A - Dual chien search blocks in an error-correcting decoder - Google Patents

Dual chien search blocks in an error-correcting decoder

Info

Publication number
MY134591A
MY134591A MYPI20030215A MYPI20030215A MY134591A MY 134591 A MY134591 A MY 134591A MY PI20030215 A MYPI20030215 A MY PI20030215A MY PI20030215 A MYPI20030215 A MY PI20030215A MY 134591 A MY134591 A MY 134591A
Authority
MY
Malaysia
Prior art keywords
error
codeword
generator
block
magnitude
Prior art date
Application number
MYPI20030215A
Other languages
English (en)
Inventor
Louis Robert Litwin Jr
Didier Velez
Original Assignee
Thomson Licensing Sa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing Sa filed Critical Thomson Licensing Sa
Publication of MY134591A publication Critical patent/MY134591A/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1555Pipelined decoder implementations
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1545Determination of error locations, e.g. Chien search or other methods or arrangements for the determination of the roots of the error locator polynomial
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1585Determination of error values

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Detection And Correction Of Errors (AREA)
MYPI20030215A 2002-01-23 2003-01-22 Dual chien search blocks in an error-correcting decoder MY134591A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/055,076 US6920600B2 (en) 2002-01-23 2002-01-23 Dual chien search blocks in an error-correcting decoder

Publications (1)

Publication Number Publication Date
MY134591A true MY134591A (en) 2007-12-31

Family

ID=21995421

Family Applications (1)

Application Number Title Priority Date Filing Date
MYPI20030215A MY134591A (en) 2002-01-23 2003-01-22 Dual chien search blocks in an error-correcting decoder

Country Status (9)

Country Link
US (1) US6920600B2 (enExample)
EP (1) EP1470647A4 (enExample)
JP (1) JP2005516459A (enExample)
KR (1) KR20040075954A (enExample)
CN (1) CN1623280A (enExample)
BR (1) BR0302844A (enExample)
MX (1) MXPA04007077A (enExample)
MY (1) MY134591A (enExample)
WO (1) WO2003063364A1 (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030140302A1 (en) * 2002-01-23 2003-07-24 Litwin, Louis Robert Chien search cell for an error-correcting decoder
JP4289854B2 (ja) * 2002-09-20 2009-07-01 京セラ株式会社 無線基地装置、移動端末装置、参照信号制御方法および参照信号制御プログラム
US7225391B1 (en) * 2002-12-17 2007-05-29 Altera Corporation Method and apparatus for parallel computation of linear block codes
US20040194002A1 (en) * 2003-03-27 2004-09-30 Lucent Technologies Inc. System and method for decoding noise-corrupted reed-solomon codes and communications terminal incorporating the same
JP2005151299A (ja) * 2003-11-18 2005-06-09 Sanyo Electric Co Ltd 無線通信装置、誤り訂正方法、および誤り訂正プログラム
US7581155B2 (en) * 2003-12-18 2009-08-25 Electronics And Telecommunications Research Institute Apparatus for FEC supporting transmission of variable-length frames in TDMA system and method of using the same
KR100780958B1 (ko) * 2005-09-13 2007-12-03 삼성전자주식회사 에러 검출 코드에 기반한 에러 검출 및 정정 방법 및 장치
US8312345B1 (en) * 2006-09-29 2012-11-13 Marvell International Ltd. Forward error correcting code encoder apparatus
US7949927B2 (en) * 2006-11-14 2011-05-24 Samsung Electronics Co., Ltd. Error correction method and apparatus for predetermined error patterns
KR100847560B1 (ko) * 2006-12-11 2008-07-21 삼성전자주식회사 다운로드되는 펌웨어의 오류 정정을 위한 회로 및 방법
JP4313391B2 (ja) * 2006-12-13 2009-08-12 株式会社日立コミュニケーションテクノロジー 光集線装置および光加入者装置
KR101466694B1 (ko) * 2007-08-28 2014-11-28 삼성전자주식회사 Ecc 회로, ecc 회로를 구비하는 메모리 시스템 및그의 오류 정정 방법
JP4856110B2 (ja) * 2008-03-01 2012-01-18 株式会社東芝 チェンサーチ装置およびチェンサーチ方法
US8276047B2 (en) * 2008-11-13 2012-09-25 Vitesse Semiconductor Corporation Continuously interleaved error correction
US8458574B2 (en) * 2009-04-06 2013-06-04 Densbits Technologies Ltd. Compact chien-search based decoding apparatus and method
US8473808B2 (en) 2010-01-26 2013-06-25 Qimonda Ag Semiconductor memory having non-standard form factor
US8885740B2 (en) * 2011-02-04 2014-11-11 Marvell World Trade Ltd. Control mode PHY for WLAN
JP5699737B2 (ja) * 2011-03-28 2015-04-15 富士通株式会社 誤り訂正装置及び誤り訂正方法
KR101892251B1 (ko) * 2011-05-09 2018-08-29 삼성전자주식회사 메모리 컨트롤러 및 메모리 컨트롤러의 동작 방법
TWI500038B (zh) * 2012-09-28 2015-09-11 Univ Nat Chiao Tung 記憶體系統之全套平行編碼方法與全套平行解碼方法
US9690512B2 (en) * 2015-11-23 2017-06-27 Samsung Electronics Co., Ltd. Method of similarity testing by syndromes and apparatus therefore
US10439643B2 (en) * 2016-07-28 2019-10-08 Indian Institute Of Science Reed-Solomon decoders and decoding methods
KR20210150149A (ko) * 2020-06-03 2021-12-10 삼성전자주식회사 신드롬과 부분 계수 정보를 병렬적으로 생성하는 에러 정정 장치 및 방법
US11658684B2 (en) * 2021-03-19 2023-05-23 Synopsys, Inc. Multi-port—multi mode Reed Solomon decoder
JP7381533B2 (ja) * 2021-09-08 2023-11-15 アンリツ株式会社 誤り率測定装置及びUncorrectableコードワード検索方法

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1500232A (en) * 1974-07-04 1978-02-08 Marconi Co Ltd Digital data signal transmission arrangements
AU544259B2 (en) * 1980-04-16 1985-05-23 Sony Corporation Detecting + correcting errors in digital video signals
GB2132393B (en) * 1982-12-17 1986-05-14 Sony Corp Methods and apparatus for correcting errors in binary data
US4567594A (en) 1983-06-07 1986-01-28 Burroughs Corporation Reed-Solomon error detecting and correcting system employing pipelined processors
US4649541A (en) 1984-11-21 1987-03-10 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Reed-Solomon decoder
US4875211A (en) 1986-12-10 1989-10-17 Matsushita Electric Industrial Co., Ltd. Galois field arithmetic logic unit
US5107503A (en) 1987-08-24 1992-04-21 Digital Equipment Corporation High bandwidth reed-solomon encoding, decoding and error correcting circuit
US5099482A (en) 1989-08-30 1992-03-24 Idaho Research Foundation, Inc. Apparatus for detecting uncorrectable error patterns when using Euclid's algorithm to decode Reed-Solomon (BCH) codes
JPH04315332A (ja) * 1991-04-15 1992-11-06 Hitachi Ltd 誤り訂正装置
US5414719A (en) 1992-04-24 1995-05-09 Sharp Kabushiki Kaisha Operating circuit for galois field
US5373511A (en) 1992-05-04 1994-12-13 Motorola, Inc. Method for decoding a reed solomon encoded signal with inner code and apparatus for doing same
JP3328093B2 (ja) * 1994-07-12 2002-09-24 三菱電機株式会社 エラー訂正装置
JP3310185B2 (ja) 1996-11-21 2002-07-29 松下電器産業株式会社 誤り訂正装置
JPH113573A (ja) 1997-04-15 1999-01-06 Mitsubishi Electric Corp 拡大リードソロモン符号の誤り訂正復号方法と誤り訂正復号装置、1次伸長拡大リードソロモン符号の誤り訂正方法と誤り訂正装置、および2次伸長拡大リードソロモン符号の誤り訂正方法と誤り訂正装置
JP3850511B2 (ja) 1997-05-07 2006-11-29 日本テキサス・インスツルメンツ株式会社 リードソロモン復号装置
JPH1131977A (ja) 1997-07-10 1999-02-02 Sony Corp 誤り訂正符号演算器
US6061826A (en) 1997-07-29 2000-05-09 Philips Electronics North America Corp. Hardware-optimized reed-solomon decoder for large data blocks
US6058500A (en) 1998-01-20 2000-05-02 3Com Corporation High-speed syndrome calculation
US6092233A (en) 1998-03-20 2000-07-18 Adaptec, Inc. Pipelined Berlekamp-Massey error locator polynomial generating apparatus and method
US6192497B1 (en) 1998-08-27 2001-02-20 Adaptec, Inc. Parallel Chien search circuit

Also Published As

Publication number Publication date
EP1470647A1 (en) 2004-10-27
MXPA04007077A (es) 2004-10-29
KR20040075954A (ko) 2004-08-30
US20030140303A1 (en) 2003-07-24
WO2003063364A1 (en) 2003-07-31
US6920600B2 (en) 2005-07-19
JP2005516459A (ja) 2005-06-02
EP1470647A4 (en) 2005-12-14
BR0302844A (pt) 2004-04-27
CN1623280A (zh) 2005-06-01

Similar Documents

Publication Publication Date Title
MY134591A (en) Dual chien search blocks in an error-correcting decoder
MY132105A (en) Intra-decoder component block messaging
GB2346234A (en) A physical block address recovery apparatus,system and method for cyclic error correction codes
KR860000903B1 (en) Error correction system
JP2005516458A5 (enExample)
JP2005218098A (ja) 順方向のチェンサーチ方式のリードソロモンデコーダ回路
CN101442313B (zh) 数字通信过程中的编解码方法以及编码器、解码器
US20030145272A1 (en) Decoder and decoding method
GB1290023A (enExample)
KR20130014484A (ko) 에러 정정 코드의 부호화 및 복호화 방법 그리고 코덱
KR20020065788A (ko) 엠 또는 이엠 비트 데이터 처리 겸용 리드 솔로몬 복호기및 그 복호 방법
EP0367268A3 (en) Apparatus for decoding bch code
WO2005069775A2 (en) A method of reed-solomon encoding and decoding
US6260173B1 (en) Combined system for producing error correction code symbols and error syndromes
KR0162605B1 (ko) 디지탈 브이씨알 시스템에 있어서 인너코드 및 서브코드의 알에스디코더 신드롬 발생기 공유회로
US12250005B2 (en) Error correction systems and methods
Rachid et al. A low power error detection in the Chien Search Block for Reed-Solomon code
KR940010434B1 (ko) 리드-솔로몬 에러정정코드 시스템
KR100214485B1 (ko) 정보 처리 시스템의 부호/복호기
Barbosa et al. FPGA implementation of a Reed-Solomon CODEC for OTN G. 709 standard with reduced decoder area
KR20140074600A (ko) 비씨에이치 디코더, 이를 포함하는 메모리 시스템 및 디코딩 방법
Liu et al. Compiler of Reed–Solomon Codec for 400-Gb/s IEEE 802.3 bs Standard
TH66090A (th) การค้นหาแบบ Chien ในลักษณะที่เป็นคู่สำหรับเครื่องถอดรหัสที่ใช้ในการแก้ไขข้อผิดพลาดของระบบการติดต่อสื่อสารแบบดิจิตอล
KR100212825B1 (ko) 리드 솔로몬 복호기의 신드롬 계산장치
TH66089A (th) เซลล์ค้นหาแบบ Chien สำหรับเครื่องถอดรหัสที่ใช้ในการแก้ไขข้อผิดพลาดของระบบการติดต่อสื่อสารแบบดิจิตอล