MXPA04001263A - Metodo y aparato para preprocesar en un procedimiento central de formato comun, senales de entrada de, o senales de salida para interfases de tipo diferente. - Google Patents

Metodo y aparato para preprocesar en un procedimiento central de formato comun, senales de entrada de, o senales de salida para interfases de tipo diferente.

Info

Publication number
MXPA04001263A
MXPA04001263A MXPA04001263A MXPA04001263A MXPA04001263A MX PA04001263 A MXPA04001263 A MX PA04001263A MX PA04001263 A MXPA04001263 A MX PA04001263A MX PA04001263 A MXPA04001263 A MX PA04001263A MX PA04001263 A MXPA04001263 A MX PA04001263A
Authority
MX
Mexico
Prior art keywords
signals
system clock
format
synchronized
clock
Prior art date
Application number
MXPA04001263A
Other languages
English (en)
Spanish (es)
Inventor
Gries Ulrich
Original Assignee
Thomson Licensing Sa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing Sa filed Critical Thomson Licensing Sa
Publication of MXPA04001263A publication Critical patent/MXPA04001263A/es

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H60/00—Arrangements for broadcast applications with a direct linking to broadcast information or broadcast space-time; Broadcast-related systems
    • H04H60/02—Arrangements for generating broadcast information; Arrangements for generating broadcast-related information with a direct linking to broadcast information or to broadcast space-time; Arrangements for simultaneous generation of broadcast information and broadcast-related information
    • H04H60/04—Studio equipment; Interconnection of studios
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/16—Sound input; Sound output
    • G06F3/162—Interface to dedicated audio devices, e.g. audio drivers, interface to CODECs

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Audiology, Speech & Language Pathology (AREA)
  • General Health & Medical Sciences (AREA)
  • Human Computer Interaction (AREA)
  • Health & Medical Sciences (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Communication Control (AREA)
MXPA04001263A 2003-02-12 2004-02-10 Metodo y aparato para preprocesar en un procedimiento central de formato comun, senales de entrada de, o senales de salida para interfases de tipo diferente. MXPA04001263A (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP03090038A EP1447739A1 (en) 2003-02-12 2003-02-12 Method and apparatus for preprocessing input/output signals of/to different types of interfaces using a common format

Publications (1)

Publication Number Publication Date
MXPA04001263A true MXPA04001263A (es) 2005-06-17

Family

ID=32669012

Family Applications (1)

Application Number Title Priority Date Filing Date
MXPA04001263A MXPA04001263A (es) 2003-02-12 2004-02-10 Metodo y aparato para preprocesar en un procedimiento central de formato comun, senales de entrada de, o senales de salida para interfases de tipo diferente.

Country Status (6)

Country Link
US (1) US7127537B2 (https=)
EP (1) EP1447739A1 (https=)
JP (1) JP2004248279A (https=)
KR (1) KR20040073344A (https=)
CN (1) CN100354798C (https=)
MX (1) MXPA04001263A (https=)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060020718A1 (en) * 2004-06-28 2006-01-26 Duresky Nicholas E Resource sharing apparatus, systems, and methods
US8213489B2 (en) 2005-06-23 2012-07-03 Agere Systems Inc. Serial protocol for agile sample rate switching
US7773733B2 (en) 2005-06-23 2010-08-10 Agere Systems Inc. Single-transformer digital isolation barrier
KR100746003B1 (ko) * 2005-09-20 2007-08-06 삼성전자주식회사 어레이 마이크로폰의 아날로그 신호를 디지털 신호로변환하는 장치 및 이를 포함하는 컴퓨터 시스템
JP4841927B2 (ja) * 2005-10-20 2011-12-21 富士通株式会社 非同期伝送装置、非同期伝送方法
CN100365631C (zh) * 2005-11-22 2008-01-30 北京中星微电子有限公司 一种共相式多媒体集成播放系统和方法
KR101116617B1 (ko) * 2007-07-20 2012-03-07 삼성전자주식회사 Ｉ２Ｓ（Ｉｎｔｅｒ－ＩＣ Ｓｏｕｎｄ） 형식의 오디오전송과 처리에 관한 방법 및 그 장치
CN102522110B (zh) * 2011-11-30 2014-07-30 苏州顺芯半导体有限公司 数字音频接口发送电路中实现数据预加载的方法和装置
EP2672393A1 (en) 2012-06-04 2013-12-11 Dialog Semiconductor B.V. Circuit and methods to use an audio interface to program a device within an audio stream
US10171540B2 (en) * 2012-09-07 2019-01-01 High Sec Labs Ltd Method and apparatus for streaming video security
US9842071B2 (en) * 2014-11-11 2017-12-12 Microchip Technology Incorporated Multi-channel I2S transmit control system and method
KR102276895B1 (ko) * 2017-08-17 2021-07-12 삼성전자주식회사 반도체 장치 및 그 이벤트 프로파일링 방법
US10956116B2 (en) 2018-05-15 2021-03-23 Sonos, Inc. Media playback system with virtual line-in groups
EP3573342B1 (en) * 2018-05-25 2021-03-31 Harman Becker Automotive Systems GmbH Multi-rate digital sensor synchronization
TWI699656B (zh) * 2018-12-27 2020-07-21 新唐科技股份有限公司 可切換的i2s介面
CN110086549B (zh) * 2019-04-02 2021-09-14 北京小米移动软件有限公司 音频数据传输方法及装置
CN111027284B (zh) * 2019-12-05 2023-08-25 集奥聚合(北京)人工智能科技有限公司 一种基于数据灵活接入标准化输出方法
CN116389970B (zh) * 2021-12-22 2024-09-10 比亚迪股份有限公司 多类型音源独立声道输出方法、soc芯片及汽车
CN116088390B (zh) * 2023-02-23 2025-03-14 展讯通信（上海）有限公司 音频处理方法、装置及电子设备

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3886317A (en) * 1973-12-17 1975-05-27 Vidar Corp Synchronous data channel for pulse code modulation communications system
US4607345A (en) * 1982-01-07 1986-08-19 Rockwell International Corporation Serial data word transmission rate converter
EP0276343B1 (en) * 1987-01-27 1994-04-06 Hitachi, Ltd. Method and apparatus for PCM recording and reproducing audio signal
US5341368A (en) * 1992-05-05 1994-08-23 American Tel-A-Systems, Inc. Digital switching system interconnecting buses with imcompatible protocols
JP2941867B2 (ja) * 1989-12-15 1999-08-30 キヤノン株式会社 記録再生装置
JPH0816181A (ja) * 1994-06-24 1996-01-19 Roland Corp 効果付加装置
US6128681A (en) * 1997-08-07 2000-10-03 Avid Technology, Inc. Serial to parallel and parallel to serial, converter for a digital audio workstation
US6029221A (en) * 1998-06-02 2000-02-22 Ati Technologies, Inc. System and method for interfacing a digital signal processor (DSP) to an audio bus containing frames with synchronization data

Also Published As

Publication number Publication date
US7127537B2 (en) 2006-10-24
US20040161040A1 (en) 2004-08-19
KR20040073344A (ko) 2004-08-19
JP2004248279A (ja) 2004-09-02
CN100354798C (zh) 2007-12-12
EP1447739A1 (en) 2004-08-18
CN1521599A (zh) 2004-08-18

Similar Documents

Publication Publication Date Title
MXPA04001263A (es) Metodo y aparato para preprocesar en un procedimiento central de formato comun, senales de entrada de, o senales de salida para interfases de tipo diferente.
EP1124179B1 (en) An apparatus for signal synchronization between two clock domains
US5258999A (en) Circuit and method for receiving and transmitting control and status information
US6385704B1 (en) Accessing shared memory using token bit held by default by a single processor
US6782300B2 (en) Circuits and methods for extracting a clock from a biphase encoded bit stream and systems using the same
US6009389A (en) Dual processor audio decoder and methods with sustained data pipelining during error conditions
US6029221A (en) System and method for interfacing a digital signal processor (DSP) to an audio bus containing frames with synchronization data
US5668840A (en) Synchronizing circuit for use in a digital audio signal compressingxpanding system
US5479445A (en) Mode dependent serial transmission of digital audio information
JP4336860B2 (ja) シリアルインタフェース回路、及びシリアル受信器
US6332173B2 (en) UART automatic parity support for frames with address bits
JP3814470B2 (ja) データ転送方法及びデータ転送装置
JP3451971B2 (ja) パケット転送装置
TW200723695A (en) Phase error determination method and digital phase-locked loop system
US6587954B1 (en) Method and interface for clock switching
EP1455471A2 (en) Method and apparatus for preprocessing in a common-format, input signals of, or output signals for, interfaces of different type
Ligthart et al. Design of digital audio input output chip
JP3358581B2 (ja) パケット転送装置
JP3444224B2 (ja) パケット転送装置
JP3496562B2 (ja) パケット転送装置
JP2000278277A (ja) パケット転送装置
EP1540863B1 (en) Staged locking of phase locked loops
KR100228475B1 (ko) 프레임 데이터 수신장치
KR100246768B1 (ko) 포맷가변형 데이터 전송 장치 및 방법
JP2000278326A (ja) パケット転送装置

Legal Events

Date Code Title Description
FG Grant or registration