MX9804018A - Metodo y aparato para combinar, de manera condicionada, la metrica de los bits en un decodificador viterbi para decodificar una señal de informacion recibida. - Google Patents

Metodo y aparato para combinar, de manera condicionada, la metrica de los bits en un decodificador viterbi para decodificar una señal de informacion recibida.

Info

Publication number
MX9804018A
MX9804018A MX9804018A MX9804018A MX9804018A MX 9804018 A MX9804018 A MX 9804018A MX 9804018 A MX9804018 A MX 9804018A MX 9804018 A MX9804018 A MX 9804018A MX 9804018 A MX9804018 A MX 9804018A
Authority
MX
Mexico
Prior art keywords
bit metrics
decoding
information signal
received information
viterbi decoder
Prior art date
Application number
MX9804018A
Other languages
English (en)
Inventor
Norman John Marten
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of MX9804018A publication Critical patent/MX9804018A/es

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6502—Reduction of hardware complexity or efficient processing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/23—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using convolutional codes, e.g. unit memory codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

La presente invencion describe los métodos y aparatos para evaluar expresiones utilizadas, por ejemplo, en codificadores convolucionales. Al arreglar los elementos logicos digitales en una forma diseñada para reducir al mínimo el numero de adiciones realizadas mientras se evaluan las secuencias de bits hipotéticas, se mejora el funcionamiento del decodificador. Las métricas de bits y combinaciones de éstas primero son determinadas y enviadas a un multiplexor. El multiplexor entonces puede ser controlado para transmitir una de las métricas de bits o combinaciones seleccionadas de estas que se van a adicionar a una métrica de ruta acumulada.
MX9804018A 1995-11-24 1998-05-21 Metodo y aparato para combinar, de manera condicionada, la metrica de los bits en un decodificador viterbi para decodificar una señal de informacion recibida. MX9804018A (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/562,382 US6023492A (en) 1995-11-24 1995-11-24 Method and apparatus for conditionally combining bit metrics in a communication system

Publications (1)

Publication Number Publication Date
MX9804018A true MX9804018A (es) 1998-09-30

Family

ID=24246072

Family Applications (1)

Application Number Title Priority Date Filing Date
MX9804018A MX9804018A (es) 1995-11-24 1998-05-21 Metodo y aparato para combinar, de manera condicionada, la metrica de los bits en un decodificador viterbi para decodificar una señal de informacion recibida.

Country Status (9)

Country Link
US (1) US6023492A (es)
JP (1) JP2000503822A (es)
KR (1) KR19990071594A (es)
CN (1) CN1207834A (es)
AU (1) AU716018B2 (es)
BR (1) BR9611613A (es)
CA (1) CA2238330A1 (es)
MX (1) MX9804018A (es)
WO (1) WO1997019518A1 (es)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6289211B1 (en) * 1998-03-26 2001-09-11 Erksson Inc Method for determining the position of a mobile station
KR100493268B1 (ko) * 1998-05-21 2006-02-28 엘지전자 주식회사 비트 디인터리빙 방법
US6247158B1 (en) * 1998-11-30 2001-06-12 Itt Manufacturing Enterprises, Inc. Digital broadcasting system and method
US6970520B1 (en) 2000-11-13 2005-11-29 Telefonaktiebolaget Lm Ericsson (Publ) Methods and systems for accumulating metrics generated by a sequence estimation algorithm
US7460611B2 (en) * 2002-11-28 2008-12-02 Sony Corporation Communication system, transmitting apparatus and transmitting method, receiving apparatus and receiving method, unbalance code mixing method and multiple code decoding method

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8005506A (nl) * 1980-10-06 1982-05-03 Philips Nv Inrichting voor het uitvoeren van een matnematische operatie en enkele toepassingen van deze inrichting.
US4390987A (en) * 1981-07-14 1983-06-28 Rockwell International Corporation Multiple input master/slave flip flop apparatus
US4536878A (en) * 1982-09-20 1985-08-20 Sperry Corporation Bit serial convolutional decoder for VLSI implementation
US4571734A (en) * 1983-08-05 1986-02-18 International Business Machines Corporation Method and apparatus for decoding the output signal of a partial-response class-IV communication or recording-device channel
JPS6081925A (ja) * 1983-10-12 1985-05-10 Nec Corp 誤り訂正装置
US5185714A (en) * 1989-09-19 1993-02-09 Canon Kabushiki Kaisha Arithmetic operation processing apparatus
US5027374A (en) * 1990-03-26 1991-06-25 Motorola, Inc. Bit serial Viterbi decoder add/compare/select array
JP2693256B2 (ja) * 1990-05-25 1997-12-24 富士通株式会社 記録装置用ビタビ等化器及び記録装置
GB2246272B (en) * 1990-07-19 1994-09-14 Technophone Ltd Maximum likelihood sequence detector
US5295178A (en) * 1990-12-03 1994-03-15 Ericsson Ge Mobile Communications Inc. Digital signal processor for radio base station
BE1004814A3 (nl) * 1991-05-08 1993-02-02 Bell Telephone Mfg Decodeerinrichting.
US5258940A (en) * 1992-03-16 1993-11-02 International Business Machines Corporation Distributed arithmetic digital filter in a partial-response maximum-likelihood disk drive system
US5768316A (en) * 1993-02-22 1998-06-16 Yamaha Corporation Mixing circuit utilizing N inputs and a number of decimation filters that is less than N
US5583889A (en) * 1994-07-08 1996-12-10 Zenith Electronics Corporation Trellis coded modulation system for HDTV
AU3364295A (en) * 1994-08-10 1996-03-07 Maxtor Corporation A tuned viterbi detector and equalizer system
FR2724273B1 (fr) * 1994-09-05 1997-01-03 Sgs Thomson Microelectronics Circuit de traitement de signal pour mettre en oeuvre un algorithme de viterbi

Also Published As

Publication number Publication date
AU716018B2 (en) 2000-02-17
CA2238330A1 (en) 1997-05-29
BR9611613A (pt) 1999-03-30
KR19990071594A (ko) 1999-09-27
WO1997019518A1 (en) 1997-05-29
JP2000503822A (ja) 2000-03-28
CN1207834A (zh) 1999-02-10
US6023492A (en) 2000-02-08
AU7714296A (en) 1997-06-11

Similar Documents

Publication Publication Date Title
CA2180311A1 (en) Soft-decision receiver and decoder for digital communication
ATE210350T1 (de) Serieller viterbi-dekoder für unterschiedliche bitraten in cdma-systemen
CA2134996A1 (en) Apparatus and Method for Trellis Decoder
TW431097B (en) Method and system for decoding convolutionally encoded codewords and soft decision output decoder
CA2217044A1 (en) An error-correcting decoder and decoding method
EP0782277A2 (en) Speech frame disabling circuitry for protection against burst errors of interleaved TDMA frames
SG46527A1 (en) Method and apparatus for reduced-coplexity viterbi-type sequence detectors
HK1068436A1 (en) Pipeline architecture for maximum a posteriori (map) decoders
TW329513B (en) Detector and method for detecting defects in the magnetic media of a mass storage system
NO931801L (no) System og fremgangsm}te for dekoding, s{rlig i forbindelse med digitale celle-basestasjoner og mobile enheter
EP0127984A3 (en) Improvements to apparatus for decoding error-correcting codes
EP0700182B1 (en) Apparatus for error correcting decoding in digital data communication systems
DE69431065D1 (en) Viterbi pipelinedekoder
JPH10117149A (ja) ビタービ復号化器用トレースバック装置及びトレースバック方法
MX9804018A (es) Metodo y aparato para combinar, de manera condicionada, la metrica de los bits en un decodificador viterbi para decodificar una señal de informacion recibida.
MY118682A (en) Method for decoding data signals using fixed-length decision window
ATE272270T1 (de) Verfahren und ausführung für verbesserte leistungsfähigkeiten in einem system welches faltungsdekodierung anwendet
US6392570B1 (en) Method and system for decoding 8-bit/10-bit data using limited width decoders
US7149952B2 (en) Memory management algorithm for trellis decoders
GB2315000A (en) Detecting sync./async. states of Viterbi decoded data using trace-back
CA2339257A1 (en) Cached chainback ram for serial viterbi decoder
WO2000008768A1 (en) Viterbi decoder with reduced size path metric memory
US6411663B1 (en) Convolutional coder and viterbi decoder
KR960015940B1 (ko) 코드분할다원 접속방식 단말기의 채널복호화 장치 및 방법
JP2000013241A (ja) 畳み込み符号化装置とビタビ復号化装置