MX9707536A - Aparato para general direcciones, aparato para exhibir imagenes, metodo para generar direcciones y metodo para exhibir imagenes. - Google Patents
Aparato para general direcciones, aparato para exhibir imagenes, metodo para generar direcciones y metodo para exhibir imagenes.Info
- Publication number
- MX9707536A MX9707536A MX9707536A MX9707536A MX9707536A MX 9707536 A MX9707536 A MX 9707536A MX 9707536 A MX9707536 A MX 9707536A MX 9707536 A MX9707536 A MX 9707536A MX 9707536 A MX9707536 A MX 9707536A
- Authority
- MX
- Mexico
- Prior art keywords
- image data
- image display
- address
- vram
- supplied
- Prior art date
Links
- 239000000872 buffer Substances 0.000 abstract 3
- 230000015572 biosynthetic process Effects 0.000 abstract 1
- 230000015654 memory Effects 0.000 abstract 1
- 238000003786 synthesis reaction Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/14—Display of multiple viewports
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/363—Graphics controllers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
- G09G2360/121—Frame memory handling using a cache memory
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Graphics (AREA)
- Controls And Circuits For Display Device (AREA)
- Digital Computer Display Output (AREA)
- Ultra Sonic Daignosis Equipment (AREA)
- Television Signal Processing For Recording (AREA)
- Memory System (AREA)
Abstract
Los datos de imágenes, extraídos desde una memoria VRAM 18, se envían por medio de los buffers (memorias intermedias) de línea, 75a a 75d, a una unidad 63 de síntesis de seleccion. El buffer de línea 75d captura los datos de las imágenes suministradas desde el exterior para enviar los datos de imágenes capturados a la VRAM 18. Esta VRAM 18 puede escribir los datos de imágenes desde el exterior, suministrados por medio del buffer de línea 75d y extraen los datos de imágenes basados en las direcciones desde un controlador, de la misma manera como otros datos de imágenes. Por otra parte, las memorias caché, 74a y 74b, pueden extraer datos de imágenes bajo el control del controlador 71, para exhibir multiples imágenes en un patron de tipo mosaico en una pantalla de exhibicion.
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JPP8-020333 | 1996-02-06 | ||
| JP8020333A JPH09212146A (ja) | 1996-02-06 | 1996-02-06 | アドレス発生装置及び画像表示装置 |
| JP8-020333 | 1996-02-06 | ||
| PCT/JP1997/000298 WO1997029476A1 (fr) | 1996-02-06 | 1997-02-06 | Generateur d'adresse, affichage d'image, et procedes correspondants |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| MX9707536A true MX9707536A (es) | 1997-11-29 |
| MXPA97007536A MXPA97007536A (es) | 1998-07-03 |
Family
ID=
Also Published As
| Publication number | Publication date |
|---|---|
| ATE295603T1 (de) | 2005-05-15 |
| AU710656B2 (en) | 1999-09-23 |
| CN1181829A (zh) | 1998-05-13 |
| CN1111306C (zh) | 2003-06-11 |
| DE69733228T2 (de) | 2006-01-26 |
| DE69733228D1 (de) | 2005-06-16 |
| EP0821339A1 (en) | 1998-01-28 |
| JPH09212146A (ja) | 1997-08-15 |
| KR19980703614A (ko) | 1998-12-05 |
| KR100427520B1 (ko) | 2004-07-19 |
| AU1618897A (en) | 1997-08-28 |
| CA2216721A1 (en) | 1997-08-14 |
| EP0821339A4 (en) | 1998-12-23 |
| TW375724B (en) | 1999-12-01 |
| EP0821339B1 (en) | 2005-05-11 |
| US6362827B1 (en) | 2002-03-26 |
| WO1997029476A1 (fr) | 1997-08-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO1997029476A1 (fr) | Generateur d'adresse, affichage d'image, et procedes correspondants | |
| US5254984A (en) | VGA controller for displaying images having selective components from multiple image planes | |
| EP0745968A3 (en) | Display control apparatus for a display system | |
| EP0810580A3 (en) | Data conversion apparatus for pseudo-interactive data communication system | |
| EP0750258A3 (en) | Memory state recovering apparatus | |
| EP0883065A3 (en) | Non-blocking pipelined cache | |
| WO1995024032A1 (en) | Method and apparatus for simultaneously minimizing storage and maximizing total memory bandwidth for a repeating pattern | |
| MY114047A (en) | Method and apparatus for texture data | |
| KR970076465A (ko) | 디스플레이 제어기 및 이를 사용한 시스템과 방법 | |
| HK1004314A1 (en) | Inset picture centering in a picture-in-picture system | |
| CA2127369A1 (en) | Video Graphics Controller with Improved Pattern Capabilities | |
| NO963578L (no) | Anordning som gjör bruk av minnestyretabeller knyttet til videografikkbehandling for TV mottakere | |
| TW233354B (en) | Data processor with memory cache and method of operation | |
| AU1666597A (en) | A system for acquiring and playing back a sequence of animated video images in real time | |
| EP0585903A3 (en) | Video signal memory equipment | |
| TW334555B (en) | Gradation display control device | |
| EP0917102A3 (en) | Free deformation of image data | |
| JPH09222874A (ja) | 画像表示処理装置 | |
| CA2184153A1 (en) | Control device for controlling a connection between an arithmetic processor and a main memory unit | |
| KR950024587A (ko) | 움직임 보상을 위한 어드레스 생성기 | |
| EP0354591A3 (en) | Painting-out pattern reference system | |
| JP2001069449A5 (es) | ||
| EP0788112A3 (en) | Memory addressing circuit | |
| JPS61215585A (ja) | 表示装置の多重画面表示方式 | |
| JPS6418827A (en) | System for segmenting display screen |