MA38014A1 - Ordonnancement modal de charges de travail dans un système multi-processeur hétérogène sur une puce - Google Patents

Ordonnancement modal de charges de travail dans un système multi-processeur hétérogène sur une puce

Info

Publication number
MA38014A1
MA38014A1 MA38014A MA38014A MA38014A1 MA 38014 A1 MA38014 A1 MA 38014A1 MA 38014 A MA38014 A MA 38014A MA 38014 A MA38014 A MA 38014A MA 38014 A1 MA38014 A1 MA 38014A1
Authority
MA
Morocco
Prior art keywords
mode
workloads
processing components
chip
processor system
Prior art date
Application number
MA38014A
Other languages
English (en)
Other versions
MA38014B1 (fr
Inventor
Alex K Tu
Thomas A Morison
Hee-Jun Park
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of MA38014A1 publication Critical patent/MA38014A1/fr
Publication of MA38014B1 publication Critical patent/MA38014B1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/20—Cooling means
    • G06F1/206—Cooling means comprising thermal management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/329—Power saving characterised by the action undertaken by task scheduling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3293—Power saving characterised by the action undertaken by switching to a less power-consuming processor, e.g. sub-CPU
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Power Sources (AREA)
  • Stored Programmes (AREA)
  • Multi Processors (AREA)

Abstract

Divers modes de réalisation de procédés et systèmes de réaffectation en fonction du mode de charges de travail dans un dispositif informatique portable (" pcd ") qui contient un système multi-processeur hétérogène sur une puce ("soc"), sont divulgués. Du fait que les composants de traitement individuels dans un système multiprocesseur hétérogène soc, peuvent présenter des puissances ou des capacités de rendement différentes, et que plus d'un des composants de traitement peut être capables de traiter un bloc de code donné, les systèmes et méthodologies de réaffectation en fonction du mode peuvent être exploités pour optimiser la qualité de service ("qos") par l'affection de charges de travail en temps réel, ou pratiquement en temps réel, aux composants de traitement les plus aptes à traiter le bloc de code d'une manière qui satisfasse les objectifs de performance d'un mode de fonctionnement. Les modes opérationnels peuvent être déterminés par la reconnaissance d'une ou de plusieurs conditions de décision de mode dans le pcd.
MA38014A 2012-10-23 2013-09-24 Ordonnancement modal de charges de travail dans un système multi-processeur hétérogène sur une puce MA38014B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/658,229 US8996902B2 (en) 2012-10-23 2012-10-23 Modal workload scheduling in a heterogeneous multi-processor system on a chip
PCT/US2013/061334 WO2014065970A1 (fr) 2012-10-23 2013-09-24 Ordonnancement modal de charges de travail dans un système multi-processeur hétérogène sur une puce

Publications (2)

Publication Number Publication Date
MA38014A1 true MA38014A1 (fr) 2016-01-29
MA38014B1 MA38014B1 (fr) 2016-09-30

Family

ID=49354901

Family Applications (1)

Application Number Title Priority Date Filing Date
MA38014A MA38014B1 (fr) 2012-10-23 2013-09-24 Ordonnancement modal de charges de travail dans un système multi-processeur hétérogène sur une puce

Country Status (8)

Country Link
US (1) US8996902B2 (fr)
EP (1) EP2912534A1 (fr)
CN (1) CN104737094B (fr)
AP (1) AP2015008392A0 (fr)
EC (1) ECSP15020377A (fr)
MA (1) MA38014B1 (fr)
SA (1) SA515360318B1 (fr)
WO (1) WO2014065970A1 (fr)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5665777B2 (ja) * 2012-01-20 2015-02-04 株式会社東芝 制御装置、システムおよびプログラム
DE102012222215A1 (de) * 2012-12-04 2014-06-05 Robert Bosch Gmbh Verfahren zum Betreiben einer echtzeitkritischen Anwendung auf einem Steuergerät
US20160011649A1 (en) * 2013-03-04 2016-01-14 Nec Corporation Electronic apparatus, power supply control method, and program
US9170854B2 (en) * 2013-06-04 2015-10-27 Advanced Micro Devices, Inc. Thread assignment for power and performance efficiency using multiple power states
KR20140145748A (ko) * 2013-06-14 2014-12-24 한국전자통신연구원 다중 코어 환경에서 프로세스의 할당 방법 및 장치
US9304689B2 (en) * 2014-03-27 2016-04-05 International Business Machines Corporation Modeling workload information for a primary storage and a secondary storage
US9557797B2 (en) * 2014-05-20 2017-01-31 Qualcomm Incorporated Algorithm for preferred core sequencing to maximize performance and reduce chip temperature and power
US10891255B2 (en) * 2015-03-18 2021-01-12 Intel Corporation Heterogeneous multiprocessor including scalar and SIMD processors in a ratio defined by execution time and consumed die area
US10234932B2 (en) * 2015-07-22 2019-03-19 Futurewei Technologies, Inc. Method and apparatus for a multiple-processor system
US10281975B2 (en) 2016-06-23 2019-05-07 Intel Corporation Processor having accelerated user responsiveness in constrained environment
EP3264268A1 (fr) * 2016-06-29 2018-01-03 Intel Corporation Algorithme de qos de traitement distribué permettant d'optimiser les performances d'un système sous des contraintes thermiques
US10296074B2 (en) * 2016-08-12 2019-05-21 Qualcomm Incorporated Fine-grained power optimization for heterogeneous parallel constructs
KR102552954B1 (ko) * 2018-11-07 2023-07-06 삼성전자주식회사 컴퓨팅 시스템 및 컴퓨팅 시스템의 동작 방법
US11126232B2 (en) * 2018-11-28 2021-09-21 Intel Corporation Battery heat balancing during peak power mode
US12079051B2 (en) 2018-11-28 2024-09-03 Intel Corporation Battery heat balancing apparatus and method during peak mode
CN111459653B (zh) * 2019-01-22 2023-05-05 阿里巴巴集团控股有限公司 集群调度方法、装置和系统以及电子设备
US11494238B2 (en) * 2019-07-09 2022-11-08 Qualcomm Incorporated Run-time neural network re-allocation across heterogeneous processors
US11886315B2 (en) * 2020-12-10 2024-01-30 Amazon Technologies, Inc. Managing computing capacity in radio-based networks
CN115936080A (zh) * 2021-10-01 2023-04-07 三星电子株式会社 用于大规模计算的设备和方法
KR20240022908A (ko) * 2022-08-12 2024-02-20 삼성전자주식회사 컴퓨팅 시스템 제어 장치 및 방법

Family Cites Families (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4071740A (en) 1976-05-26 1978-01-31 Paul Gogulski Mobile automated shopping system
US4471218A (en) 1982-05-19 1984-09-11 Msi Data Corporation Self-contained, portable data entry terminal
KR100188087B1 (ko) 1993-04-21 1999-06-01 김광호 휴대용 정보처리기기의 전원공급 제어장치 및 그의 구동방법
US5596735A (en) 1996-02-23 1997-01-21 Cyrix Corporation Circuit and method for addressing segment descriptor tables
WO2000013082A1 (fr) 1998-09-02 2000-03-09 Diversified Dynamics, Inc. Systeme d'enregistrement de vote direct
US6327663B2 (en) 1998-10-21 2001-12-04 Advanced Micro Devices, Inc. System and method for processor dual voltage detection and over stress protection
US6681336B1 (en) 1999-06-18 2004-01-20 Kabushiki Kaisha Toshiba System and method for implementing a user specified processing speed in a computer system and for overriding the user specified processing speed during a startup and shutdown process
US6631474B1 (en) 1999-12-31 2003-10-07 Intel Corporation System to coordinate switching between first and second processors and to coordinate cache coherency between first and second processors during switching
US6445580B1 (en) 2000-06-09 2002-09-03 International Business Machines Corporation Adaptable heat dissipation device for a personal computer
US7596709B2 (en) * 2000-12-30 2009-09-29 Intel Corporation CPU power management based on utilization with lowest performance mode at the mid-utilization range
JP3888070B2 (ja) 2001-02-23 2007-02-28 株式会社ルネサステクノロジ 消費電力制御インタフェースを有する論理回路モジュール及び該モジュールを記憶した記憶媒体
US6900798B2 (en) 2001-08-31 2005-05-31 Nokia Corporation Power-conservation feature for liquid crystal display
US6804632B2 (en) 2001-12-06 2004-10-12 Intel Corporation Distribution of processing activity across processing hardware based on power consumption considerations
US6889332B2 (en) 2001-12-11 2005-05-03 Advanced Micro Devices, Inc. Variable maximum die temperature based on performance state
US6714891B2 (en) 2001-12-14 2004-03-30 Intel Corporation Method and apparatus for thermal management of a power supply to a high performance processor in a computer system
US7032116B2 (en) 2001-12-21 2006-04-18 Intel Corporation Thermal management for computer systems running legacy or thermal management operating systems
US7210054B2 (en) 2002-06-25 2007-04-24 Intel Corporation Maintaining processor execution during frequency transitioning
US20050044429A1 (en) 2003-08-22 2005-02-24 Ip-First Llc Resource utilization mechanism for microprocessor power management
US7698583B2 (en) 2002-10-03 2010-04-13 Via Technologies, Inc. Microprocessor capable of dynamically reducing its power consumption in response to varying operating temperature
TW575803B (en) 2002-10-17 2004-02-11 Uniwill Comp Corp The method of managing portable computer power cord
TW200410255A (en) 2002-12-10 2004-06-16 Comax Semiconductor Inc A memory device with power-saving mode and an electrics device with the memory device
US7093147B2 (en) 2003-04-25 2006-08-15 Hewlett-Packard Development Company, L.P. Dynamically selecting processor cores for overall power efficiency
US7363208B2 (en) 2003-07-10 2008-04-22 Freescale Semiconductor, Inc. Power consumption estimation
EP1555595A3 (fr) 2004-01-13 2011-11-23 LG Electronics, Inc. Appareil pour commander l'alimentation d'un processeur ayant plusieurs noyaux et procédé de commande correspondant
US7249268B2 (en) 2004-06-29 2007-07-24 Intel Corporation Method for performing performance optimization operations for a processor having a plurality of processor cores in response to a stall condition
US7091693B2 (en) 2004-06-29 2006-08-15 M/A-Com, Inc. Battery with non-volatile memory for LMR portable radio applications
US20060085653A1 (en) 2004-10-08 2006-04-20 Apple Computer, Inc. Method and system for transferring data with respect to a portable electronic device
JP4764144B2 (ja) 2005-11-18 2011-08-31 株式会社東芝 情報処理装置およびプロセッサ制御方法
WO2007077264A1 (fr) 2005-12-30 2007-07-12 Intel Corporation Estimation dynamique de la duree de vie d'un dispositif semi-conducteur
US7263457B2 (en) 2006-01-03 2007-08-28 Advanced Micro Devices, Inc. System and method for operating components of an integrated circuit at independent frequencies and/or voltages
WO2007099181A1 (fr) 2006-02-28 2007-09-07 Intel Corporation Amélioration de la fiabilité d'un processeur à noyaux multiples
US20070288738A1 (en) 2006-06-09 2007-12-13 Dale Jason N System and method for selecting a random processor to boot on a multiprocessor system
US8214660B2 (en) 2006-07-26 2012-07-03 International Business Machines Corporation Structure for an apparatus for monitoring and controlling heat generation in a multi-core processor
US20080263324A1 (en) 2006-08-10 2008-10-23 Sehat Sutardja Dynamic core switching
US20080126748A1 (en) 2006-09-01 2008-05-29 Capps Louis B Multiple-Core Processor
JP2008153415A (ja) 2006-12-18 2008-07-03 Renesas Technology Corp 半導体集積回路およびその製造方法
JP2008152594A (ja) 2006-12-19 2008-07-03 Hitachi Ltd マルチコアプロセッサ計算機の高信頼化方法
US8412981B2 (en) 2006-12-29 2013-04-02 Intel Corporation Core sparing on multi-core platforms
US7962774B2 (en) 2007-10-04 2011-06-14 Wisconsin Alumni Research Foundation Over-provisioned multicore processor
US8302098B2 (en) 2007-12-06 2012-10-30 Oracle America, Inc. Hardware utilization-aware thread management in multithreaded computer systems
US7962771B2 (en) 2007-12-31 2011-06-14 Intel Corporation Method, system, and apparatus for rerouting interrupts in a multi-core processor
US7941699B2 (en) 2008-03-24 2011-05-10 Intel Corporation Determining a set of processor cores to boot
US20090288092A1 (en) 2008-05-15 2009-11-19 Hiroaki Yamaoka Systems and Methods for Improving the Reliability of a Multi-Core Processor
US20090309243A1 (en) 2008-06-11 2009-12-17 Nvidia Corporation Multi-core integrated circuits having asymmetric performance between cores
US20110213998A1 (en) 2008-06-11 2011-09-01 John George Mathieson System and Method for Power Optimization
US20110213950A1 (en) 2008-06-11 2011-09-01 John George Mathieson System and Method for Power Optimization
WO2010019119A1 (fr) 2008-08-13 2010-02-18 Hewlett-Packard Development Company, L.P. Utilisation dynamique de modes hors tension dans des modules de mémoires à plusieurs cœurs
US9043795B2 (en) 2008-12-11 2015-05-26 Qualcomm Incorporated Apparatus and methods for adaptive thread scheduling on asymmetric multiprocessor
US8495342B2 (en) 2008-12-16 2013-07-23 International Business Machines Corporation Configuring plural cores to perform an instruction having a multi-core characteristic
US8549363B2 (en) 2010-01-08 2013-10-01 International Business Machines Corporation Reliability and performance of a system-on-a-chip by predictive wear-out based activation of functional components
US20110265090A1 (en) 2010-04-22 2011-10-27 Moyer William C Multiple core data processor with usage monitoring
EP2636253A4 (fr) 2010-11-03 2014-08-20 Ericsson Telefon Ab L M Préservation de la puissance d'un n ud dans un système de communication sans fil
US8627128B2 (en) 2010-11-09 2014-01-07 International Business Machines Corporation Power management for processing capacity upgrade on demand
US8683243B2 (en) * 2011-03-11 2014-03-25 Intel Corporation Dynamic core selection for heterogeneous multi-core systems
US8954017B2 (en) 2011-08-17 2015-02-10 Broadcom Corporation Clock signal multiplication to reduce noise coupled onto a transmission communication signal of a communications device
US20130086395A1 (en) 2011-09-30 2013-04-04 Qualcomm Incorporated Multi-Core Microprocessor Reliability Optimization
US9239611B2 (en) * 2011-12-05 2016-01-19 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including balancing power among multi-frequency domains of a processor based on efficiency rating scheme

Also Published As

Publication number Publication date
WO2014065970A1 (fr) 2014-05-01
MA38014B1 (fr) 2016-09-30
US8996902B2 (en) 2015-03-31
EP2912534A1 (fr) 2015-09-02
CN104737094B (zh) 2017-04-05
ECSP15020377A (es) 2015-12-31
SA515360318B1 (ar) 2016-10-31
CN104737094A (zh) 2015-06-24
AP2015008392A0 (en) 2015-04-30
US20140115363A1 (en) 2014-04-24

Similar Documents

Publication Publication Date Title
MA38014A1 (fr) Ordonnancement modal de charges de travail dans un système multi-processeur hétérogène sur une puce
MA38106B1 (fr) Calcul séquentiel de particularités pour un classement à faible consommation d'énergie
WO2016173351A1 (fr) Procédé et dispositif de traitement de données
CN109643243A (zh) 动态虚拟cpu核分配
SG136928A1 (en) Power allocation management in an information handling system
FR3031614B1 (fr) Procede de traitement d'une transaction a partir d'un terminal de communication.
EA201500002A1 (ru) Осветительная инфраструктура и модель определения объема поступлений
CN108958487B8 (zh) 使用标记区域对视频流的手势预处理
EP1691288A3 (fr) Gestion mémoire pour un processeur multimédia mobile
FR2965370B1 (fr) Systeme de traitement d'image et procede de traitement d'image
DE602008005671D1 (de) Ressourcenverwaltung in Mehrprozessorsystemen
CN109976989B (zh) 跨节点应用性能监测方法、装置及高性能计算系统
DE60106640D1 (de) Prozessorzuweisung für kanäle in einem videomultiprozessorsystem
Ju et al. Symphoney: A coordinated sensing flow execution engine for concurrent mobile sensing applications
FR3055438B1 (fr) Compilation pour traitement parallele base sur gpu de dispositif de noeud
Ling et al. Blastnet: Exploiting duo-blocks for cross-processor real-time dnn inference
FR3002059B1 (fr) Procede et dispositif d'optimisation d'un plan d'allocation de ressources
Shingari et al. Characterization and throttling-based mitigation of memory interference for heterogeneous smartphones
FR3076370B1 (fr) Procede et systeme pour l'optimisation de l'ordonnancement de traitements par lot
Grzesik et al. Metagenomic analysis at the edge with Jetson Xavier NX
PH12019501310A1 (en) Resource processing method and apparatus
Maghazeh et al. Saving energy without defying deadlines on mobile GPU-based heterogeneous systems
TW201619847A (zh) 分散式運算方法及系統
Moulherat Toward the development of predictive systems ecology modeling: metaConnect and its use as an innovative modeling platform in theoretical and applied fields of ecological research| Theses. fr
FR3087556B1 (fr) Procede d'amelioration de l'efficacite d'utlisation des ressources d'une infrastructure destinee a executer un plan d'ordonnancement