KR980004038A - CRC calculation method of multi-bit - Google Patents

CRC calculation method of multi-bit Download PDF

Info

Publication number
KR980004038A
KR980004038A KR1019960022066A KR19960022066A KR980004038A KR 980004038 A KR980004038 A KR 980004038A KR 1019960022066 A KR1019960022066 A KR 1019960022066A KR 19960022066 A KR19960022066 A KR 19960022066A KR 980004038 A KR980004038 A KR 980004038A
Authority
KR
South Korea
Prior art keywords
bit
crc
value
calculation method
present
Prior art date
Application number
KR1019960022066A
Other languages
Korean (ko)
Inventor
전필성
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019960022066A priority Critical patent/KR980004038A/en
Publication of KR980004038A publication Critical patent/KR980004038A/en

Links

Landscapes

  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)

Abstract

본 발명은 멀티 비트 CRC(Cyclic Redundancy Check Code : 순회 용장부호)여산 방법에 관한 것으로서, 특히 멀티 비트 또는 바이트 단위의 연상을 할 수 있는 멀티 비티의 CRC 연산 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multi-bit Cyclic Redundancy Check Code (CRC) calculation method, and more particularly, to a multi-bit CRC calculation method capable of multi-bit or byte association.

본 발명의 목적을 위하여 CRC 레지스터의 값을 초기화하는 제1단계, 입력되는 n비트 값과 제1단계에서의 CRC 레지스터의 k비트 값을 n-k만큼 시프트하여 배타적 OR하는 제2단계, 제2단계에서 구한 각 비트에 대해 x16+k/g(x) 의 생성 다항식(Rg(x))를 구하는 제3단계, 제3단계에서의 생성 다항식을 15부터 0까지 비트에 대해 정리하여 CRC 값을 구하는 제4단계를 포함한다.In the first step of initializing the value of the CRC register for the purpose of the present invention, the second step of the exclusive OR by shifting the input n-bit value and the k-bit value of the CRC register in the first step by nk The CRC value is obtained by arranging the generation polynomial (Rg (x)) of x 16 + k / g (x) for each bit obtained by arranging the generation polynomial in the third step from 15 to 0 bits. A fourth step is included.

본 발명에 의하면 바이트 또는 워드 단위의 CRC 연산을 단일 클럭으로 수행함으로서 오차 정정 속도가 8배 빠른 멀티 비트의 CRC 연산이 가능한 잇점이 있다.According to the present invention, a multi-bit CRC operation having an eight times faster error correction speed can be performed by performing a CRC operation in a byte or word unit with a single clock.

Description

멀티 비트의 CRC 연산 방법CRC calculation method of multi-bit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 종래의 비트 단위의 CRC 연산 정치를 보이는 블럭도이다.1 is a block diagram showing a conventional CRC operation stationary bit unit.

제2도는 본 발명에 따른 멀티 비트의 CRC 연산 방법의 플로우차트이다.2 is a flowchart of a multi-bit CRC calculation method according to the present invention.

Claims (1)

CRC 레지스터의 값을 초기화하는 제1단계; 입력되는 n비트 값과 상기 제1단계에서의 CRC 레지스터의 k비트 값을 n-k만큼 시프트하여 배타적 OR하는 제2단계; 상기 제2단계에서 구한 각 비트에 대해 x16+k/g(x) 의 생성 다항식(Rg(x))를 구하는 제3단계; 제3단계에서의 생성 다항식을 15부터 0까지 비트에 대해 나머지 레지스터를 계산하여 CRC 값을 구하는 제4단계를 포함하는 멀티 비트의 CRC 연산 방법.Initializing a value of a CRC register; A second step of exclusively shifting the input n-bit value and the k-bit value of the CRC register in the first step by nk; A third step of obtaining a generation polynomial (Rg (x)) of x 16 + k / g (x) for each bit obtained in the second step; And a fourth step of calculating the CRC value by calculating the remaining registers for the bits from 15 to 0 in the generated polynomial in the third step. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019960022066A 1996-06-18 1996-06-18 CRC calculation method of multi-bit KR980004038A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960022066A KR980004038A (en) 1996-06-18 1996-06-18 CRC calculation method of multi-bit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960022066A KR980004038A (en) 1996-06-18 1996-06-18 CRC calculation method of multi-bit

Publications (1)

Publication Number Publication Date
KR980004038A true KR980004038A (en) 1998-03-30

Family

ID=66287151

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960022066A KR980004038A (en) 1996-06-18 1996-06-18 CRC calculation method of multi-bit

Country Status (1)

Country Link
KR (1) KR980004038A (en)

Similar Documents

Publication Publication Date Title
US9047082B2 (en) Instruction-set architecture for programmable Cyclic Redundancy Check (CRC) computations
JPH0728227B2 (en) Decoding device for BCH code
US7571370B2 (en) Configurable, fast, 32-bit CRC generator for 1-byte to 16-bytes variable width input data
JP3257298B2 (en) CRC code generation method
JP3279624B2 (en) 1-bit error correction circuit based on CRC operation
KR100188147B1 (en) Error detecting circuit used for code
KR980004038A (en) CRC calculation method of multi-bit
US5588010A (en) Parallel architecture error correction and conversion system
US5666369A (en) Method and arrangement of determining error locations and the corresponding error patterns of received code words
US5777906A (en) Left shift overflow detection
JP2005216477A (en) Method and device for decoding dvd using selective po correction
KR960701537A (en) METHOD AND DEVICE FOR DETECTING A CYCLIC CODE
RU2006100297A (en) ADDRESS OFFSET GENERATION IN DATA PROCESSING SYSTEMS
De Agostino A parallel decoding algorithm for LZ2 data compression
KR940007722A (en) High Speed Microprocessor Branch Decision Circuit
KR100244452B1 (en) Data error check circuit and method thereof
KR970022702A (en) Parallel Cyclic Redundancy Check (CRC) Encoder
RU2037271C1 (en) Error-correcting device
WO2004025453A8 (en) Apparatus and method for adding multiple-bit binary strings
KR930002796B1 (en) Error correcting system
KR970050869A (en) Disc Player Error Correction Device and Method
KR0166153B1 (en) Error position detecting circuit of error correction system
KR100192792B1 (en) Polynomial evaluator of rs decoder
JP2805328B2 (en) Burst error correction method
KR890007345Y1 (en) System for generation of digital signals in reedsolomon code

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application