KR970078023A - Timer / counter circuit - Google Patents

Timer / counter circuit Download PDF

Info

Publication number
KR970078023A
KR970078023A KR1019960016450A KR19960016450A KR970078023A KR 970078023 A KR970078023 A KR 970078023A KR 1019960016450 A KR1019960016450 A KR 1019960016450A KR 19960016450 A KR19960016450 A KR 19960016450A KR 970078023 A KR970078023 A KR 970078023A
Authority
KR
South Korea
Prior art keywords
multiplexer
output
timer
clock
counter circuit
Prior art date
Application number
KR1019960016450A
Other languages
Korean (ko)
Other versions
KR100206906B1 (en
Inventor
손진아
Original Assignee
문정환
Lg 반도체주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, Lg 반도체주식회사 filed Critical 문정환
Priority to KR1019960016450A priority Critical patent/KR100206906B1/en
Publication of KR970078023A publication Critical patent/KR970078023A/en
Application granted granted Critical
Publication of KR100206906B1 publication Critical patent/KR100206906B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/40—Monitoring; Error detection; Preventing or correcting improper counter operation
    • H03K21/406—Synchronisation of counters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/38—Starting, stopping or resetting the counter

Abstract

본 발명은 그 회로에 대한 테스트 시간을 크게 줄여 테스트의 효율성과 양산성이 향상된 타이머/카운터 회로에 관한 것으로, 소정의 클록 선택신호에 따라 다수의 클록 중에서 하나를 선택하여 출력하는 멀티플렉서(Multiflexer)와; 상기 멀티플렉서에서 출력되는 클록에 동기되어 카운트하는 카운터부와; 소정의 선택신호에 따라 상기 멀티플렉서에서 출력되는 클록을 선택하여 포트부로 출력하는 멀티플렉서출력 선택부로 구성되는 것을 특징으로 한다. 이와 같이 구성된 본 발명 타이머/카운터 회로는 소정의 선택신호에 따라 멀티플렉서에서 출력되는 클럭을 선택하여 출력하는 멀티플렉서 출력선택부가 그 출력을 포트부를 통해 테스트 장치로 전달함으로써, 멀티플렉서의 선택동작에 대한 테스트를 빠른 시간 안에 수행할 수 있는 효과가 있다.The present invention relates to a timer / counter circuit with greatly reduced testing time for a circuit, thereby improving test efficiency and productivity. The timer / counter circuit includes a multiplexer for selecting one of a plurality of clocks according to a predetermined clock selection signal, ; A counter for counting in synchronization with a clock output from the multiplexer; And a multiplexer output selection unit for selecting a clock output from the multiplexer according to a predetermined selection signal and outputting the selected clock to a port unit. In the timer / counter circuit of the present invention configured as described above, a multiplexer output selection unit for selecting and outputting a clock output from the multiplexer according to a predetermined selection signal transfers the output to the test apparatus through the port unit, thereby testing a selection operation of the multiplexer There is an effect that can be performed in a short time.

Description

타이머/카운터 회로Timer / counter circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제3도는 본 발명에 따른 타이머/카운터 회로의 구성도.FIG. 3 is a block diagram of a timer / counter circuit according to the present invention; FIG.

Claims (2)

소정의 클록 선택신호에 따라 다수의 클록 중에서 하나를 선택하여 출력하는 멀티플렉서(Multiflexer)와; 상기 멀티플렉서에서 출력되는 클록에 동기되어 카운트하는 카운터부와; 소정의 선택신호에 따라 상기 멀티플렉서에서 출력되는 클록을 선택하여 포트부로 출력하는 멀티플렉서출력 선택부로 구성되는 것을 특징으로 하는 타이머/카운터 회로.A multiplexer for selecting and outputting one of a plurality of clocks according to a predetermined clock selection signal; A counter for counting in synchronization with a clock output from the multiplexer; And a multiplexer output selector for selecting a clock output from the multiplexer according to a predetermined selection signal and outputting the selected clock to the port unit. 제1항에 있어서, 상기 멀티플렉서출력 선택부는 멀티플렉서로 구성되는 것을 특징으로 하는 타이머/카운터 회로.2. The timer / counter circuit of claim 1, wherein the multiplexer output selector comprises a multiplexer. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960016450A 1996-05-16 1996-05-16 Timer/counter circuit KR100206906B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960016450A KR100206906B1 (en) 1996-05-16 1996-05-16 Timer/counter circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960016450A KR100206906B1 (en) 1996-05-16 1996-05-16 Timer/counter circuit

Publications (2)

Publication Number Publication Date
KR970078023A true KR970078023A (en) 1997-12-12
KR100206906B1 KR100206906B1 (en) 1999-07-01

Family

ID=19458908

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960016450A KR100206906B1 (en) 1996-05-16 1996-05-16 Timer/counter circuit

Country Status (1)

Country Link
KR (1) KR100206906B1 (en)

Also Published As

Publication number Publication date
KR100206906B1 (en) 1999-07-01

Similar Documents

Publication Publication Date Title
KR870001520A (en) Phase synchronization system
KR960015119A (en) Time interval measuring instrument with parallel structure
KR960032138A (en) Microcomputer
KR880004652A (en) Multi Notification Wireless Paging Receiver
KR970078023A (en) Timer / counter circuit
KR920015738A (en) Addition circuit
KR880014737A (en) Multi-Input Digital Filter
KR910012752A (en) Small LCD Module Tester
KR980700575A (en) cycle generator
KR200334102Y1 (en) Clock monitoring circuit using shift register
KR940012090A (en) Clock divider
JPH0512461A (en) Clock supply circuit
KR970014421A (en) Reference Clock Supervisory Circuit
JPS5383431A (en) Test method for terminal unit
SU1709370A1 (en) Apparatus to check the work of an operator
KR970056146A (en) System clock distribution unit
JPS578853A (en) Digital computer
SU1183972A1 (en) Device for simulating failures of digital equipment
JPS5373047A (en) Generation circuit for timing signal
JPS5689168A (en) Selecting device
JPS55157041A (en) Software debug unit for programmable control unit
KR910003510A (en) Micro Channel Structural Bus Progress Detection Jig
KR930020843A (en) Clock signal selection circuit
JPS6479670A (en) Test circuit generation system
KR970051236A (en) Cycle time measuring device of semiconductor memory device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050322

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee