KR970014421A - Reference Clock Supervisory Circuit - Google Patents
Reference Clock Supervisory Circuit Download PDFInfo
- Publication number
- KR970014421A KR970014421A KR1019950024313A KR19950024313A KR970014421A KR 970014421 A KR970014421 A KR 970014421A KR 1019950024313 A KR1019950024313 A KR 1019950024313A KR 19950024313 A KR19950024313 A KR 19950024313A KR 970014421 A KR970014421 A KR 970014421A
- Authority
- KR
- South Korea
- Prior art keywords
- reference clock
- signal
- logical sum
- output
- signals
- Prior art date
Links
Abstract
1. 청구범위에 기재된 발명이 속하는 기술분야1. TECHNICAL FIELD OF THE INVENTION
본 발명은 기준 클럭 감시회로에 관한 것이다.The present invention relates to a reference clock monitoring circuit.
2. 발명이 해결하고자 하는 기술적 과제2. Technical problem to be solved by the invention
본 발명의 목적은 기준 클럭의 하이상태 입력에 대한 오판을 제거하여 감시효율을 높일 수 있는 기준 클럭 감시회로를 제공함에 있다.An object of the present invention is to provide a reference clock monitoring circuit that can increase the monitoring efficiency by eliminating a mistake for the high state input of the reference clock.
3. 발명의 해결방법의 요지3. Summary of Solution to Invention
본 발명은 기준 클럭 감시회로에 있어서, 소정 샘플링클럭을 클럭입력단으로 입력받아 이에 동기하여 기준 클럭을 샘플링하여 쉬프트하여 그 샘플링상태신호를 출력하는 쉬프트 레지스터와, 상기 쉬프트 레지스터의 출력신호들을 입력받아 인접비트간의 출력신호를 배타적논리합연산하여 그 연산신호들을 출력하는 배타적 논리합연산수단과, 상기 배타적 논리합연산수단으로부터 연산신호들을 입력받아 논리합연산하여 그 논리합연산신호를 출력하는 논리합연산수단과, 기준 클럭 감시회로의 출력을 온 오프 스위칭하는 소정 인에이블신호와, 상기 논리합연산신호를 입력받으며, 상기 두 입력신호를 논리곱연산하여 그 논리곱연산신호를 출력하는 논리곱연산수단으로 구성한다.The present invention provides a reference clock monitoring circuit comprising: a shift register for inputting a predetermined sampling clock to a clock input stage, sampling and shifting a reference clock in synchronization with the clock signal, and outputting a sampling state signal; Exclusive logical summation means for performing exclusive logical sum operation of the output signal between bits and outputting the operation signals, logic summation means for receiving the operation signals from the exclusive logical summation operation and performing logical sum operation to output the logical sum operation signal, and reference clock monitoring And a logical enable operation unit for receiving a predetermined enable signal for switching the output of the circuit on and off, the logical sum operation signal, and for performing an AND operation on the two input signals and outputting the AND operation signal.
4. 발명의 중요한 용도4. Important uses of the invention
본 발명은 교환기등에서 중요히 사용될 수 있다.The present invention can be importantly used in an exchanger and the like.
Description
제2도는 본 발명의 바람직한 일 실시예에 따른 기준클럭 감시회로의 블럭구성도이다.2 is a block diagram of a reference clock monitoring circuit according to a preferred embodiment of the present invention.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950024313A KR100195008B1 (en) | 1995-08-07 | 1995-08-07 | Reference Clock Supervisory Circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950024313A KR100195008B1 (en) | 1995-08-07 | 1995-08-07 | Reference Clock Supervisory Circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970014421A true KR970014421A (en) | 1997-03-29 |
KR100195008B1 KR100195008B1 (en) | 1999-06-15 |
Family
ID=66595621
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950024313A KR100195008B1 (en) | 1995-08-07 | 1995-08-07 | Reference Clock Supervisory Circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100195008B1 (en) |
-
1995
- 1995-08-07 KR KR1019950024313A patent/KR100195008B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100195008B1 (en) | 1999-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940002710A (en) | Interrupt Device for Common I / O Ports | |
GB1534482A (en) | Data processor including a status reporting and analysing system | |
KR970014421A (en) | Reference Clock Supervisory Circuit | |
KR910006986A (en) | Function selection circuit | |
KR880014737A (en) | Multi-Input Digital Filter | |
JPS6410391A (en) | Condition change detecting device | |
JP3566342B2 (en) | Parallel operation high-speed counter device | |
KR970008883A (en) | Dead time generating circuit in inverter | |
KR200334102Y1 (en) | Clock monitoring circuit using shift register | |
KR950024065A (en) | Pipeline registers | |
KR100200504B1 (en) | Saturation and zero detector | |
KR940007650A (en) | Micro computer | |
KR960016145A (en) | Feedback shift register | |
KR940007700A (en) | Mouse and Keyboard Compatible Devices | |
KR880014469A (en) | Bit sequential signal scaling device | |
KR940017880A (en) | Vector converter | |
KR970002604A (en) | Programmable Serial I / O Circuit | |
UA2024U (en) | BVR-DPI REGULATOR SWITCHING DEVICE | |
KR950029926A (en) | Parallel Multiplier for Binary Complement Generation | |
KR20010028741A (en) | Frequency multiplier circuit | |
KR19980026518U (en) | Die Phase Encoding Circuit | |
KR960015133A (en) | Feedback shift register | |
KR950006584A (en) | A multiplication circuit | |
KR960024433A (en) | 3-Serial Shift Register with Boundary Scan | |
KR970056151A (en) | Parallel scrambler / descrambler |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20080130 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |