KR970058014A - Digital Convergence Compensator - Google Patents

Digital Convergence Compensator Download PDF

Info

Publication number
KR970058014A
KR970058014A KR1019950067372A KR19950067372A KR970058014A KR 970058014 A KR970058014 A KR 970058014A KR 1019950067372 A KR1019950067372 A KR 1019950067372A KR 19950067372 A KR19950067372 A KR 19950067372A KR 970058014 A KR970058014 A KR 970058014A
Authority
KR
South Korea
Prior art keywords
signal
convergence correction
convergence
correction data
synchronization
Prior art date
Application number
KR1019950067372A
Other languages
Korean (ko)
Other versions
KR0186148B1 (en
Inventor
이경근
Original Assignee
구자홍
Lg 전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 구자홍, Lg 전자주식회사 filed Critical 구자홍
Priority to KR1019950067372A priority Critical patent/KR0186148B1/en
Publication of KR970058014A publication Critical patent/KR970058014A/en
Application granted granted Critical
Publication of KR0186148B1 publication Critical patent/KR0186148B1/en

Links

Landscapes

  • Video Image Reproduction Devices For Color Tv Systems (AREA)

Abstract

본 발명은 디지탈 콘버젼스 보정장치에 관한 것으로, 입력신호발생부에서 발생된 콘버젼스 보정용 입력신호에 따라 주소데이타와 콘버젼스 보정데이타를 발생하는 마이크로컴퓨터와, 상기 마이크로컴퓨터에서 발생된 상기 주소데이타와 동기부의 제어신호(VRST, RD)에 따라 메모리의 주소와 제어신호를 발생하는 주소 발생기와, 내부기준클럭 및 수평동기신호를 발생하는 위상검출기 및 전압조정발진기와, 동기신호(DVS)(DHS)(RD)를 발생하는 동기부와, 동기신호(DVS)(DHS)에 따라 콘버젼스 조정용 그리드 패턴신호를 발생하는 패턴발생부와, 이 패턴발생부의 그리드 패턴신호와 외부의 비디오신호를 합성하여 조정용 비디오신호를 발생하는 가산기와, 상기 메모리로부터의 콘버젼스 보정데이타와 상기 동기부의 동기신호를 받아 콘버젼스 보정데이타를 출력하는 콘버젼스 보정 데이타경로부와, 데이타 경로제어부와, 상기 콘버젼스 보정 데이타경로부의 상기 콘버젼스 보정데이타를 아날로그신호로 변환하여 콘버젼스 조정용 요오크의 보정전류를 출력하는 디지탈/아날로그변환기로 구성되어, 주문형반도체로 구성하기에 적합하도록 한 것이다.The present invention relates to a digital convergence correction device, comprising: a microcomputer for generating address data and convergence correction data according to a convergence correction input signal generated by an input signal generator, and the above-mentioned generated by the microcomputer. An address generator for generating a memory address and a control signal according to the control data VRST and RD of the address data and the synchronization unit, a phase detector and a voltage adjusting oscillator for generating an internal reference clock and a horizontal synchronization signal, and a synchronization signal (DVS) A synchronization unit for generating (DHS) (RD), a pattern generation unit for generating a convergence adjustment grid pattern signal according to the synchronization signal (DVS) (DHS), a grid pattern signal for this pattern generation unit, and an external video signal An adder for synthesizing the video signal for adjustment, and receiving the convergence correction data from the memory and the synchronization signal of the synchronization unit, and outputting the convergence correction data. A digital / analog for converting the convergence correction data of the convergence correction data path section, the data path control section, and the convergence correction data path section into an analog signal and outputting a correction current of the convergence adjustment yoke. It is composed of a transducer and is suitable to be configured as a custom semiconductor.

Description

디지탈 콘버젼스 보정장치Digital Convergence Compensator

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명 디지탈 콘버젼스 보정장치의 구성도.1 is a block diagram of a digital convergence correction device of the present invention.

Claims (1)

콘버젼스 보정용 입력신호를 발생하는 입력신호발생부와, 이 입력신호발생부에서 발생된 콘버젼스 보정용 입력신호에 따라 각 보정위치에 해당하는 주소데이타와 그 보정위치에서의 콘버젼스 보정데이타를 발생하는 마이크로컴퓨터와, 이 마이크로컴퓨터에서 발생되는 상기 콘버젼스 보정데이타를 저장하기 위한 메모리와, 상기 마이크로컴퓨터에서 발생된 상기 주소데이타와 동기부의 제어신호(VRST, RD)에 따라 메모리의 주소와 제어 신호를 발생하는 주소발생기와, 외부영상신호중의 수평동기신호로부터 내부기준 클럭 및 내부수평동기신호를 발생하는 위상검출기 및 전압조정발진기와, 상기 내부기준클럭 및 내부수평동기신호와 상기 외부영상신호중의 수직동기신호에 따라 동기신호(DVS)(DHS)(RD)를 발생하는 동기부와, 이 동기부의 동기신호(DVS)(DHS)에 따라 콘버젼스 조정용 그리드 패턴신호를 상기 외부영상신호에 동기시켜 발생하는 패턴발생부와, 화면상에의 그리드 패턴 표시를 위해 이 패턴발생부의 그리드 패턴신호와 외부의 비디오신호를 합성하여 조정용 비디오신호를 발생하는 가산기와, 상기 메모리로부터의 콘버젼스 보정데이타와 상기 동기부의 동기신호(RD)를 받아 대응하는 조정점의 디스플레이시간에 동기시켜 알지비신호의 수평 및 수직방향에 대한 콘버젼스 보정데이타를 출력하는 콘버젼스 보정 데이타경로부와, 이 콘버젼스 보정 데이타경로부와 메모리 또는 이 메모리와 상기 마이크로 컴퓨터사이의 데이타전달방향을 제어하는 데이타경로제어부와, 상기 콘버젼스 보정 데이타경로부의 상기 콘버젼스 보정데이타를 아날로그신호로 변환하여 콘버젼스 조정용 요오크의 보정전류를 출력하는 디지탈/아날로그변환기로 구성된 것을 특징으로 하는 디지탈 콘버젼스 보정장치.An input signal generator which generates an input signal for convergence correction, and address data corresponding to each correction position and convergence correction data at the correction position according to the convergence correction input signal generated by the input signal generator. A memory for storing the convergence correction data generated by the microcomputer, the address data generated by the microcomputer, and a control signal (VRST, RD) of the synchronizer. And an address generator for generating a control signal, a phase detector and a voltage adjusting oscillator for generating an internal reference clock and an internal horizontal synchronizing signal from a horizontal synchronizing signal in an external image signal, the internal reference clock and an internal horizontal synchronizing signal, and the external image. A synchronization unit for generating a synchronization signal DVS (DHS) RD in accordance with the vertical synchronization signal in the signal; and a synchronization signal DVS (DH) for this synchronization unit. According to S), the pattern generation unit generated by synchronizing the convergence adjustment grid pattern signal with the external video signal, and the grid pattern signal and the external video signal of the pattern generation unit for displaying the grid pattern on the screen are synthesized. An adder for generating a video signal for adjustment, a convergence correction data from the memory and a synchronization signal RD of the synchronization unit, and synchronizing with the display time of the corresponding adjustment point in synchronization with the horizontal and vertical directions of the A convergence correction data path section for outputting convergence correction data, a data path control section for controlling a data transfer direction between the convergence correction data path section and a memory or the memory and the microcomputer, and the convergence Correction of convergence adjustment yoke by converting the convergence correction data of the correction data path portion into an analog signal Since digital cone's correction device, characterized in that consisting of a digital / analog converter for outputting a current. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950067372A 1995-12-29 1995-12-29 Digital convergence compensation apparatus KR0186148B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950067372A KR0186148B1 (en) 1995-12-29 1995-12-29 Digital convergence compensation apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950067372A KR0186148B1 (en) 1995-12-29 1995-12-29 Digital convergence compensation apparatus

Publications (2)

Publication Number Publication Date
KR970058014A true KR970058014A (en) 1997-07-31
KR0186148B1 KR0186148B1 (en) 1999-05-01

Family

ID=19447688

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950067372A KR0186148B1 (en) 1995-12-29 1995-12-29 Digital convergence compensation apparatus

Country Status (1)

Country Link
KR (1) KR0186148B1 (en)

Also Published As

Publication number Publication date
KR0186148B1 (en) 1999-05-01

Similar Documents

Publication Publication Date Title
KR970057340A (en) TV's two-screen device
JP2007295026A (en) Luminance correction apparatus in multi-projection system
KR960011945A (en) Digital processing equipment
KR970023247A (en) Video signal processing device
KR970058014A (en) Digital Convergence Compensator
KR960042505A (en) RASTER control circuit
KR960028882A (en) Digital Convergence Compensator
KR0138931Y1 (en) Mosaic apparatus
JP2623011B2 (en) Multi-screen display device and memory control method
JP4016366B2 (en) Interface device and video signal processing method
JP3322074B2 (en) Projection type image display
KR0130293Y1 (en) Automatic focus signal controlling circuit
JP2001296842A (en) Signal generation device
KR940023263A (en) Digital convergence data transmission system
KR100272608B1 (en) 100hz television
KR0176543B1 (en) Sync. signals generating apparatus
KR0133459B1 (en) Aspect change circuit of tv
KR950012043B1 (en) On screen display system for font enlargement
JPS62234189A (en) Image phase circuit
JPH05300395A (en) Dynamic focus circuit
KR970057632A (en) Digital dynamic focus circuit
JPH08228363A (en) Picture signal converter
KR950022955A (en) Wide TV Screen Center Linearity Compensator
KR100234738B1 (en) Synchronous processing apparatus for lcd projector
JPH08336081A (en) On-screen insertion device

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060911

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee