KR970052987A - Well Formation Method of Semiconductor Device - Google Patents

Well Formation Method of Semiconductor Device Download PDF

Info

Publication number
KR970052987A
KR970052987A KR1019950059486A KR19950059486A KR970052987A KR 970052987 A KR970052987 A KR 970052987A KR 1019950059486 A KR1019950059486 A KR 1019950059486A KR 19950059486 A KR19950059486 A KR 19950059486A KR 970052987 A KR970052987 A KR 970052987A
Authority
KR
South Korea
Prior art keywords
forming
oxide film
well
semiconductor device
film
Prior art date
Application number
KR1019950059486A
Other languages
Korean (ko)
Inventor
염선해
김재홍
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950059486A priority Critical patent/KR970052987A/en
Publication of KR970052987A publication Critical patent/KR970052987A/en

Links

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

본 발명은 반도체장치의 웰 형성방법에 관해 개시한다. 본 발명에 의한 웰 형성방법은 반도체기판 상에 얇은 산화막을 성장시키고 그 전면에 나이트라이드막을 형성하여 웰 형성영역을 한정하는 단계를 포함하는 웰 형성 방법에 있어서, 상기 나이트라인드막을 사용하는 대신 상기 반도체기판 상에 산화막을 두껍게 형성하는 단계, 상기 산화막 전면에 제1도전형 불순물을 이온 주입하는 단계, 상기 산화막의 일부분을 한정하여 일정두께를 식각하는 단계, 상기 한정된 부분에 제2도전형 불순물을 이온 주입하는 단계 및 상기 산화막을 제거하는 단계를 포함한다.The present invention discloses a method for forming a well of a semiconductor device. The well forming method according to the present invention comprises the steps of growing a thin oxide film on a semiconductor substrate and forming a nitride film on its entire surface to define a well forming region, wherein the well film is used instead of the nitride film. Forming a thick oxide film on the semiconductor substrate, ion implanting a first conductive impurity into the entire surface of the oxide film, etching a predetermined thickness by defining a portion of the oxide film, and depositing a second conductive impurity in the limited portion Implanting the ion and removing the oxide film.

본 발명에 의한 웰 형성방법은 종래의 기술에 비해 웰 형성단계와 형성시간을 줄일 수 있으므로 반도체장치의 생산성을 높일 수 있다.The well forming method according to the present invention can reduce the well forming step and the forming time as compared with the prior art, thereby increasing the productivity of the semiconductor device.

Description

반도체장치의 웰(well) 형성방법Well Formation Method of Semiconductor Device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제7도는 본 발명에 의한 웰 형성공정을 단계별로 나타낸 도면들이다.7 is a view showing step by step the well forming process according to the present invention.

Claims (3)

반도체기판 상에 얇은 산화막을 성장시키고 그 전면에 나이트라인드막을 형성하여 웰 형성영역을 한정하는 단계를 포함하는 웰 형성방법에 있어서, 상기 나이트라이드막을 사용하는 대신 상기 반도체기판 상에 산화막을 두껍게 형성하는 단계; 상기 산화막 전면에 제1도전형 불순물을 이온 주입하는 단계; 상기 산화막의 일부분을 한정하여 일정두께를 식각하는 단계; 상기 한정된 부분에 제2도전형 불순물을 이온 주입하는 단계; 및 상기 산화막을 제거하는 단계를 포함하는 것을 특징으로 하는 반도체장치의 웰 형성방법.A well forming method comprising growing a thin oxide film on a semiconductor substrate and forming a nitride film on its entire surface to define a well forming region, wherein a thick oxide film is formed on the semiconductor substrate instead of using the nitride film. Making; Ion implanting a first conductive impurity onto the entire surface of the oxide film; Etching a predetermined thickness by defining a portion of the oxide film; Ion implanting a second conductivity type impurity into the defined portion; And removing the oxide film. 제1항에 있어서, 상기 제1 및 제2도전형 불순물로는 서로 반대되는 형태의 도전성불순물을 사용하는 것을 특징으로 하는 반도체장치의 웰 형성방법.2. The method of forming a well of a semiconductor device according to claim 1, wherein conductive impurities of opposite types are used as the first and second conductive impurities. 제1항에 있어서, 상기 제1도전형 불순물은 P 및 N형 도전성 불순물 중 선택된 어느 하나로 형성하는 것을 특징으로 하는 반도체장치의 웰 형성방법.The method of forming a well of a semiconductor device according to claim 1, wherein the first conductive impurity is formed of any one selected from P and N-type conductive impurities. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950059486A 1995-12-27 1995-12-27 Well Formation Method of Semiconductor Device KR970052987A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950059486A KR970052987A (en) 1995-12-27 1995-12-27 Well Formation Method of Semiconductor Device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950059486A KR970052987A (en) 1995-12-27 1995-12-27 Well Formation Method of Semiconductor Device

Publications (1)

Publication Number Publication Date
KR970052987A true KR970052987A (en) 1997-07-29

Family

ID=66618833

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950059486A KR970052987A (en) 1995-12-27 1995-12-27 Well Formation Method of Semiconductor Device

Country Status (1)

Country Link
KR (1) KR970052987A (en)

Similar Documents

Publication Publication Date Title
KR920018893A (en) Device Separation Method of Semiconductor Device
KR970052987A (en) Well Formation Method of Semiconductor Device
KR920005296A (en) Semiconductor Device Separation Manufacturing Method
KR920001743A (en) LDD structure and manufacturing method
KR910013510A (en) Method for manufacturing memory device by double trench process
KR970052785A (en) Semiconductor device manufacturing method
KR930003366A (en) Device Separation Method of Semiconductor Device
KR970024270A (en) Method for manufacturing a semiconductor device having a metal-salicide structure
KR960036145A (en) Highly Integrated Thin Film Transistors and Manufacturing Method Thereof
KR920003546A (en) Semiconductor manufacturing method
KR910005441A (en) Buried contact formation method using silicide
KR950030396A (en) Capacitor Manufacturing Method
KR910001930A (en) Self-aligned Low Doped Junction Formation Method
KR970052346A (en) Method for manufacturing silicide film of semiconductor device
KR910013511A (en) Device isolation oxide film formation method of semiconductor device
KR910015060A (en) Method of manufacturing CCD channel using magnetic alignment
KR920011562A (en) LDD structure transistor manufacturing method
KR920005318A (en) How to Protect Tungsten Silicide Electrode
KR940015678A (en) Polysilicon resistor manufacturing method of semiconductor device
KR930001478A (en) Structure and manufacturing method of Mospat
KR970052450A (en) Semiconductor device with improved charge transfer characteristics and manufacturing method thereof
KR970052847A (en) Manufacturing Method of Semiconductor Device
KR970030631A (en) Device Separation Method of Semiconductor Device
KR970053099A (en) Manufacturing method of semiconductor device
KR970004080A (en) Method of manufacturing thin film transistor

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination