KR970052859A - Method of manufacturing silicide semiconductor device - Google Patents
Method of manufacturing silicide semiconductor device Download PDFInfo
- Publication number
- KR970052859A KR970052859A KR1019950065848A KR19950065848A KR970052859A KR 970052859 A KR970052859 A KR 970052859A KR 1019950065848 A KR1019950065848 A KR 1019950065848A KR 19950065848 A KR19950065848 A KR 19950065848A KR 970052859 A KR970052859 A KR 970052859A
- Authority
- KR
- South Korea
- Prior art keywords
- oxide film
- gate electrode
- forming
- etching
- nitride film
- Prior art date
Links
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
본 발명은 실리사이드 반도체 소자의 제조방법에 관한 것으로서, 특히 실리콘 기판 상의 필드 산화막으로 한정된 액티브 영역에 게이트 산화막을 형성하고 그 위에 게이트전극을 형성하고 게이트 전극에 자기 정렬된 저농도 불순물층을 액티브영역의 실리콘 기판의 표면 근방에 형성하는 단계; 결과물 상에 질화막 및 산화막을 적층한 후, 이방성 식각을 진행하여 스페이서를 형성하고 이온주입 공정으로 스페이서에 자기 정렬된 고농도 불순물층을 액티브영역의 실리콘 기판의 표면 근방에 형성하는 단계; 질화막과 고농도 불순물층 위의 게이트 산화막을 차례로 식각하는 단계; 결과물의 전면에 고융점금속을 침적한 후, 열처리하여 반도체 기판 표면의 실리콘에 접한 영역과 폴리실리콘 상층 표면부위의 실리콘 원자가 고융점 금속과 반응하여 실리사이드를 형성하고 습식식각에 실리사이드화가 안된 고융점 금속을 제거하는 단계를 구비하는 것을 특징으로 한다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a silicide semiconductor device, and in particular, a gate oxide film is formed in an active region defined by a field oxide film on a silicon substrate, a gate electrode is formed thereon, and a low concentration impurity layer self-aligned to the gate electrode is formed in the silicon of the active region. Forming near the surface of the substrate; Stacking a nitride film and an oxide film on the resultant, performing anisotropic etching to form a spacer, and forming a highly doped impurity layer self-aligned to the spacer near the surface of the silicon substrate in the active region by an ion implantation process; Etching sequentially the nitride film and the gate oxide film on the high concentration impurity layer; After depositing a high melting point metal on the entire surface of the resultant, heat treatment to form a silicide by the silicon atoms on the surface of the semiconductor substrate and the silicon atoms on the upper surface of the polysilicon react with the high melting point metal to form silicide and not to be silicided in wet etching. It characterized in that it comprises a step of removing.
따라서, 본 발명에서는 게이트 전극과 소스/드레인 사이의 유효거리를 길게 함으로써 실리사이드화로 인한 단락을 방지할 수 있다.Therefore, in the present invention, by shortening the effective distance between the gate electrode and the source / drain, it is possible to prevent a short circuit due to silicidation.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제2A∼2E도는 본 발명에 의한 실리사이드 반도체 소자의 바람직한 일실시예의 제조순서를 나타낸 도면.2A to 2E are views showing a manufacturing procedure of a preferred embodiment of the silicide semiconductor device according to the present invention.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950065848A KR970052859A (en) | 1995-12-29 | 1995-12-29 | Method of manufacturing silicide semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950065848A KR970052859A (en) | 1995-12-29 | 1995-12-29 | Method of manufacturing silicide semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970052859A true KR970052859A (en) | 1997-07-29 |
Family
ID=66624189
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950065848A KR970052859A (en) | 1995-12-29 | 1995-12-29 | Method of manufacturing silicide semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970052859A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100469149B1 (en) * | 1997-12-31 | 2005-05-17 | 주식회사 하이닉스반도체 | Manufacturing method of semiconductor device |
-
1995
- 1995-12-29 KR KR1019950065848A patent/KR970052859A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100469149B1 (en) * | 1997-12-31 | 2005-05-17 | 주식회사 하이닉스반도체 | Manufacturing method of semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5851891A (en) | IGFET method of forming with silicide contact on ultra-thin gate | |
TW346652B (en) | Semiconductor production process | |
JP3821707B2 (en) | Manufacturing method of semiconductor device | |
US6514859B1 (en) | Method of salicide formation with a double gate silicide | |
WO2005057663A2 (en) | Method and apparatus for fabrication of metal-oxide semiconductor integrated circuit devices | |
US7468303B2 (en) | Semiconductor device and manufacturing method thereof | |
KR970052859A (en) | Method of manufacturing silicide semiconductor device | |
KR0170515B1 (en) | A semiconductor device with a gold structure and a method of fabricating the same | |
US6221725B1 (en) | Method of fabricating silicide layer on gate electrode | |
JPH1065171A (en) | Manufacture of mos transistor | |
US6238958B1 (en) | Method for forming a transistor with reduced source/drain series resistance | |
KR970052504A (en) | Contact hole formation method of semiconductor device | |
KR100192537B1 (en) | Method of manufacturing semiconductor device | |
KR100486649B1 (en) | Method for forming salicide of a semiconductor device | |
TW434711B (en) | Method for making silicide | |
KR100418571B1 (en) | Method for fabricating MOSFET with lightly doped drain structure | |
KR930005483B1 (en) | Memory device manufacturing method using self-alignment siliside | |
TW527687B (en) | A method to form elevated source/drain using poly spacer | |
KR100247636B1 (en) | Semiconductor device and method for manufacturing the same | |
TW466698B (en) | Silicide process to prevent the junction leakage current | |
JP2002118251A (en) | Semiconductor device and manufacturing method thereof | |
KR19980040671A (en) | Salicide Formation Method of Semiconductor Device | |
KR960035846A (en) | Junction Formation Method Using Silicide | |
KR20020012923A (en) | Method for Forming Self-Aligned Silcide of Semiconductor Device | |
KR970052346A (en) | Method for manufacturing silicide film of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |