KR970049852A - Memory reading method of image processing apparatus - Google Patents
Memory reading method of image processing apparatus Download PDFInfo
- Publication number
- KR970049852A KR970049852A KR1019950047879A KR19950047879A KR970049852A KR 970049852 A KR970049852 A KR 970049852A KR 1019950047879 A KR1019950047879 A KR 1019950047879A KR 19950047879 A KR19950047879 A KR 19950047879A KR 970049852 A KR970049852 A KR 970049852A
- Authority
- KR
- South Korea
- Prior art keywords
- memory
- image processing
- processing apparatus
- random access
- reading method
- Prior art date
Links
Landscapes
- Image Input (AREA)
- Storing Facsimile Image Data (AREA)
Abstract
화상 처리에 사용된 메모리의 독출 속도를 개선한 독출 방법이 개시된다.A reading method is disclosed which improves the reading speed of a memory used for image processing.
본 발명에 따른 메모리 독출 방법은 다이나믹 랜덤 액세스 메모리를 사용하는 화상 처리 장치의 데이터를 독출 방법에 있어서, 패스트 페이지 모드에 의해 상기 다이나믹 랜덤 액세스 메모리에 저장된 데이터를 독출하는 것을 특징으로 한다.A memory reading method according to the present invention is a method for reading data of an image processing apparatus using a dynamic random access memory, characterized in that the data stored in the dynamic random access memory is read in a fast page mode.
본 발명에 따른 메모리 액세스 방법에 있어서는 패스트 페이지 모드를 사용함으로써 종래의 랜덤 액세스 방법에 의한 것보다 2배 이상의 속도로 메모리를 액세스할수 있는 효과가 있다.In the memory access method according to the present invention, by using the fast page mode, there is an effect that the memory can be accessed at twice the speed of the conventional random access method.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 종래의 메모리 독출 방법을 설명하기 위한 타이밍도이다,2 is a timing diagram for explaining a conventional memory reading method.
제3도는 본 발명에 따른 메모리 독출 방법을 설명하기 위한 타이밍도이다.3 is a timing diagram illustrating a memory read method according to the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950047879A KR970049852A (en) | 1995-12-08 | 1995-12-08 | Memory reading method of image processing apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950047879A KR970049852A (en) | 1995-12-08 | 1995-12-08 | Memory reading method of image processing apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970049852A true KR970049852A (en) | 1997-07-29 |
Family
ID=66592759
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950047879A KR970049852A (en) | 1995-12-08 | 1995-12-08 | Memory reading method of image processing apparatus |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970049852A (en) |
-
1995
- 1995-12-08 KR KR1019950047879A patent/KR970049852A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR890017977A (en) | Video signal conversion device | |
KR890017611A (en) | Apparatus and method for accessing information stored in page mode memory | |
KR900002306A (en) | Refresh control circuit | |
EP0375121A3 (en) | Method and apparatus for efficient dram control | |
KR910001777A (en) | Speed memory line memory | |
KR900005795A (en) | Image reading device | |
KR920008660A (en) | Image display control device | |
KR870011615A (en) | Partial Written Control | |
KR890012315A (en) | Multi Port Memory | |
KR970049852A (en) | Memory reading method of image processing apparatus | |
KR940017887A (en) | Moving picture decoding device | |
KR970029064A (en) | Decoding Circuit of Synchronous Semiconductor Memory Device | |
KR950006614A (en) | Priority control method for memory usage request and its device | |
KR930001217A (en) | Semiconductor memory | |
KR970023429A (en) | Bit line discharge method of semiconductor memory device | |
KR960025610A (en) | Sound source generator | |
KR930014590A (en) | DRAM refresh device and method | |
KR970049263A (en) | Intelligent DRAM refresh controller | |
KR970031526A (en) | A clock-address comparator in a synchronous transmission system | |
KR890011237A (en) | High Speed Data Processing Method in Optical Storage Devices | |
KR960011728A (en) | Memory access method and device | |
KR970029028A (en) | Digital signal processor | |
KR950000311A (en) | How to execute user defined processing function in the robot controller | |
KR910001566A (en) | Common Memory Access | |
KR950033839A (en) | Address blocking circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
WITB | Written withdrawal of application |