KR970010099B1 - Variable length decoding circuit - Google Patents
Variable length decoding circuit Download PDFInfo
- Publication number
- KR970010099B1 KR970010099B1 KR94015369A KR19940015369A KR970010099B1 KR 970010099 B1 KR970010099 B1 KR 970010099B1 KR 94015369 A KR94015369 A KR 94015369A KR 19940015369 A KR19940015369 A KR 19940015369A KR 970010099 B1 KR970010099 B1 KR 970010099B1
- Authority
- KR
- South Korea
- Prior art keywords
- latch
- code length
- header information
- code
- outputs
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/90—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals
- H04N19/91—Entropy coding, e.g. variable length coding [VLC] or arithmetic coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/46—Embedding additional information in the video signal during the compression process
Abstract
The variable length decoding circuit is comprised of a first table consisting of PLA structure stores a header information only and, upon 16-bit data being applied from a multiplexer(22), outputs the corresponding code and code length of the header information; the output header information is transmitted to a second table(25), the code length is transmitted to a rotator(24) and a latch(26); the rotator(24) outputs a word of a transformation code consisting of a run and level corresponding to the header information in unit of half clock; the latch(26) is synchronized to a rising edge of a clock signal to latch a code length data, the latched data is transmitted to a barrel shifter(21) and an adder(27); the adder(27) adds the code length upon falling of the clock signal provided from the latch(26) and the code length upon rising of the clock signal provided from the first table(23), then outputs the result to a data transmission processing part(11).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR94015369A KR970010099B1 (en) | 1994-06-30 | 1994-06-30 | Variable length decoding circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR94015369A KR970010099B1 (en) | 1994-06-30 | 1994-06-30 | Variable length decoding circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR960003417A KR960003417A (en) | 1996-01-26 |
| KR970010099B1 true KR970010099B1 (en) | 1997-06-21 |
Family
ID=19386784
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR94015369A KR970010099B1 (en) | 1994-06-30 | 1994-06-30 | Variable length decoding circuit |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR970010099B1 (en) |
-
1994
- 1994-06-30 KR KR94015369A patent/KR970010099B1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR960003417A (en) | 1996-01-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2110244A1 (en) | Extended List Output and Soft Symbol Output Viterbi Algorithms | |
| TW347639B (en) | System and method for processing video data | |
| EP0206319A3 (en) | Data encoding/decoding circuit | |
| EP0330971A3 (en) | Flip-flop circuit | |
| WO1999014665A3 (en) | Digital signal processor particularly suited for decoding digital audio | |
| KR920020971A (en) | Digital transmission test signal generation circuit | |
| KR870008447A (en) | Decode Device of Blocked Transmission Signal | |
| KR970010099B1 (en) | Variable length decoding circuit | |
| JPS554178A (en) | Information control system | |
| KR910014805A (en) | Digital Signal Processing Equipment | |
| KR970002073B1 (en) | Vld device using pipe line structure | |
| JPS5541565A (en) | Address modification system | |
| TW262619B (en) | Shrinking device for code table of variable length decoder | |
| KR970012074A (en) | Register set method and circuit | |
| JPS5528620A (en) | Synchronizing system of communication line | |
| Gomez et al. | Manchester decoder clock multiplier | |
| JPS5723346A (en) | Code approving circuit | |
| RU2097918C1 (en) | Device for conversion of binary code to binary unitary code | |
| JPS5710566A (en) | Decoding circuit | |
| KR900019514A (en) | Video signal processing device | |
| KR900019388A (en) | Scan Data Conversion Circuit | |
| RU2020744C1 (en) | Universal modulo-m parallel counter-decoder of bits in n-bit binary code | |
| KR970072833A (en) | Line decoder for digital communication | |
| KR930001614A (en) | Multiple signal transmitter | |
| KR950035406A (en) | Variable length code decoding device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| G160 | Decision to publish patent application | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20111101 Year of fee payment: 15 |
|
| FPAY | Annual fee payment |
Payment date: 20121101 Year of fee payment: 16 |
|
| LAPS | Lapse due to unpaid annual fee |