KR970008474A - Semiconductor Device Separation Method - Google Patents

Semiconductor Device Separation Method Download PDF

Info

Publication number
KR970008474A
KR970008474A KR1019950020157A KR19950020157A KR970008474A KR 970008474 A KR970008474 A KR 970008474A KR 1019950020157 A KR1019950020157 A KR 1019950020157A KR 19950020157 A KR19950020157 A KR 19950020157A KR 970008474 A KR970008474 A KR 970008474A
Authority
KR
South Korea
Prior art keywords
device isolation
trench
semiconductor substrate
spacer
determined
Prior art date
Application number
KR1019950020157A
Other languages
Korean (ko)
Inventor
박성욱
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019950020157A priority Critical patent/KR970008474A/en
Publication of KR970008474A publication Critical patent/KR970008474A/en

Links

Landscapes

  • Element Separation (AREA)

Abstract

본 발명은 트렌치를 형성하고, 트렌치 측벽에 절연막 스페이서를 형성한 후, 노출된 반도체 기판상에 선택적 증착 공정을 수행한 다음, 전체 구조 상부를 CMP(Chemical Mechanical Polishing)하여 절연막 스페이서에 의하여 소자분리가 이루어지는 것을 특징으로 하는 반도체 소자 분리 방법에 관한 것으로, 소자 분리 폭이 포토리소그래피에 의해서 결정되는 것이 아니고 절연막 두께에 의해서 결정되므로, 포토리소그래피 공정의 해상도 한계 이하의 폭으로 소자분리막을 형성할 수 있어 반도체 소자의 고집적화를 이루는 효과가 있다.According to the present invention, a trench is formed, an insulating film spacer is formed on the sidewalls of the trench, and a selective deposition process is performed on the exposed semiconductor substrate. The semiconductor device isolation method is characterized in that the device isolation width is not determined by photolithography but is determined by the thickness of the insulating film, so that the device isolation film can be formed with a width below the resolution limit of the photolithography process. There is an effect of achieving high integration of the device.

Description

반도체 소자 분리 방법Semiconductor Device Separation Method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1C도 내지 제1D도는 본 발명의 일실시예에 따른 소자분리막 형성 공정도.1C to 1D are process diagrams for forming a device isolation film according to an embodiment of the present invention.

Claims (3)

반도체 소자 분리 방법에 있어서; 예정된 소자분리 영역을 포함하는 영역의 반도체 기판을 소정 깊이 식각하여 트렌치를 형성하는 단계; 상기 트렌치 측벽에 소자분리용 절연막 스페이서를 형성하는 단계; 선택적 증착 공정으로 노출된 반도체 기판 상에 반도체막을 형성하는 단계; 및 상기 절연막 스페이서가 평탄화 될때까지 소정두께의 상기 반도체막 및 반도체 기판을 CMP(Chemical Mechanical Polishing) 방법으로 식각하는 단계를 포함하여, 상기 절연막 스페이서에 의해 소자분리를 이루는 것을 특징으로 하는 반도체 소자 분리 방법.A semiconductor device isolation method; Etching the semiconductor substrate in the region including the predetermined device isolation region to a predetermined depth to form a trench; Forming an insulating layer spacer for device isolation on the sidewalls of the trench; Forming a semiconductor film on the exposed semiconductor substrate by a selective deposition process; And etching the semiconductor film and the semiconductor substrate with a predetermined thickness until the insulating film spacer is planarized by a chemical mechanical polishing (CMP) method, thereby separating the device by the insulating film spacer. . 제1항에 있어서; 상기 반도체 기판이 식각된 상기 트렌치 깊이에 의해 소자분리 깊이를 결정하는 것을 특징으로 하는 반도체 소자 분리 방법.The method of claim 1; And a device isolation depth is determined by the trench depth where the semiconductor substrate is etched. 제1항에 있어서; 상기 절연막 스페이서 폭에 의해 소자분리 폭을 결정하는 것을 특징으로 하는 반도체 소자 분리 방법.The method of claim 1; And a device isolation width is determined by the insulation spacer width. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950020157A 1995-07-10 1995-07-10 Semiconductor Device Separation Method KR970008474A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950020157A KR970008474A (en) 1995-07-10 1995-07-10 Semiconductor Device Separation Method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950020157A KR970008474A (en) 1995-07-10 1995-07-10 Semiconductor Device Separation Method

Publications (1)

Publication Number Publication Date
KR970008474A true KR970008474A (en) 1997-02-24

Family

ID=66526858

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950020157A KR970008474A (en) 1995-07-10 1995-07-10 Semiconductor Device Separation Method

Country Status (1)

Country Link
KR (1) KR970008474A (en)

Similar Documents

Publication Publication Date Title
KR970030640A (en) Method of forming device isolation film in semiconductor device
KR870004523A (en) Method of forming dielectric embedded device isolation groove in semiconductor device
KR970008474A (en) Semiconductor Device Separation Method
KR970054033A (en) Capacitor Manufacturing Method of Semiconductor Device
KR970051844A (en) Method for forming alignment key pattern of semiconductor device
KR970053376A (en) Device Separating Method of Semiconductor Device
KR960030327A (en) Contact hole formation method of semiconductor device
KR930003366A (en) Device Separation Method of Semiconductor Device
KR950034415A (en) Manufacturing method of fine pattern of semiconductor device
KR970003520A (en) Contact hole formation method of a fine semiconductor device
KR920013731A (en) Device isolation method of semiconductor device
KR970053397A (en) Device Separation Method of Semiconductor Devices
KR960015751A (en) Micro pattern formation method of semiconductor device
KR950021090A (en) Contact hole formation method of semiconductor device
KR970018081A (en) Contact hole formation method of semiconductor device
KR960019488A (en) Wiring pattern formation method of semiconductor device
KR960026475A (en) Gate electrode formation method of semiconductor device
KR970077456A (en) Method of forming a contact hole in a semiconductor device
KR960032675A (en) Device Separator Formation Method
KR970053372A (en) Device Separation Method of Semiconductor Device
KR960032672A (en) Device Separation Method of Semiconductor Device
KR960026174A (en) Method of forming a buried contact window in a semiconductor memory device
KR970003466A (en) Contact hole formation method of semiconductor device
KR970030214A (en) Wafer Planarization Method
KR960026549A (en) Method of forming device isolation film in semiconductor device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination