KR970003892B1 - Method of isolation of the elements on the semiconductor device - Google Patents

Method of isolation of the elements on the semiconductor device Download PDF

Info

Publication number
KR970003892B1
KR970003892B1 KR93020623A KR930020623A KR970003892B1 KR 970003892 B1 KR970003892 B1 KR 970003892B1 KR 93020623 A KR93020623 A KR 93020623A KR 930020623 A KR930020623 A KR 930020623A KR 970003892 B1 KR970003892 B1 KR 970003892B1
Authority
KR
South Korea
Prior art keywords
layer
oxide layer
silicon
polysilicon
silicon layer
Prior art date
Application number
KR93020623A
Other languages
Korean (ko)
Other versions
KR950012676A (en
Inventor
Yong-Chan Kim
Original Assignee
Lg Semicon Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lg Semicon Co Ltd filed Critical Lg Semicon Co Ltd
Priority to KR93020623A priority Critical patent/KR970003892B1/en
Publication of KR950012676A publication Critical patent/KR950012676A/en
Application granted granted Critical
Publication of KR970003892B1 publication Critical patent/KR970003892B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Bipolar Transistors (AREA)

Abstract

An element separation method of a semiconductor device reduces a oxidation time and oxidation temperature in an element separation process of a bipolar element, and minimizes an up-phenomenon of a buried layer. The method includes the steps of: forming an epitaxial layer(3) on a semiconductor substrate(1); forming a first oxide layer(4) and a first silicon layer(5) on the epitaxial layer(3); patterning the first silicon layer(5) and the first oxide layer(4); etching the epitaxial layer(3) by using the first silicon layer(5) and the first oxide layer(4) as a mask; sequentially forming a second oxide layer(6), a polysilicon layer(10), a second silicon layer(7) and CVD oxide layer(8); etching back the CVD oxide layer(8) in order to make a surface of the polysilicon be exposed; selectively removing the second silicon layer(7); removing a remaining CVD oxide layer(8); performing an ion implantation with a high dose impurity about the polysilicon layer(10); forming an element separation oxide layer(9) on a predetermined area; and removing the remaining second silicon layer(7), polysilicon layer(10), first silicon layer(5) and the first oxide layer(4).
KR93020623A 1993-10-06 1993-10-06 Method of isolation of the elements on the semiconductor device KR970003892B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR93020623A KR970003892B1 (en) 1993-10-06 1993-10-06 Method of isolation of the elements on the semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR93020623A KR970003892B1 (en) 1993-10-06 1993-10-06 Method of isolation of the elements on the semiconductor device

Publications (2)

Publication Number Publication Date
KR950012676A KR950012676A (en) 1995-05-16
KR970003892B1 true KR970003892B1 (en) 1997-03-22

Family

ID=19365320

Family Applications (1)

Application Number Title Priority Date Filing Date
KR93020623A KR970003892B1 (en) 1993-10-06 1993-10-06 Method of isolation of the elements on the semiconductor device

Country Status (1)

Country Link
KR (1) KR970003892B1 (en)

Also Published As

Publication number Publication date
KR950012676A (en) 1995-05-16

Similar Documents

Publication Publication Date Title
CA1228178A (en) Cmos integrated circuit technology
JPS6433969A (en) Manufacture of semiconductor device
EP0562309A3 (en) Planar process using common alignment marks for well implants
GB2037073A (en) Method of producing a metal-semiconductor fieldeffect transistor
TW330318B (en) The BJT device and its producing method
KR970003892B1 (en) Method of isolation of the elements on the semiconductor device
JPS6484659A (en) Manufacture of semiconductor device
TW326557B (en) Fabrication method of bipolar transistor employs a series of fabrication processes so that the ion can be implanted independently in a coupling area and an elementary area.
JPH01164067A (en) Manufacture of complementary contactless vertical bipolar transistor
EP0684632A3 (en) Method of forming a film at low temperature for a semiconductor device
JPS6482668A (en) Manufacture of bipolar transistor
EP0276571A3 (en) Method of manufacturing a semiconductive device comprising a buried region
JPS57173956A (en) Manufacture of semiconductor device
JPS5613772A (en) Preparation of semiconductor device
JPS5568650A (en) Manufacturing method of semiconductor device
JPS6484662A (en) Manufacture of semiconductor device
JPS5615077A (en) Manufacture of semiconductor device
JPS61202464A (en) Manufacture of semiconductor device
JPS60257170A (en) Manufacture of semiconductor device
JPS5754366A (en) Manufacture of semiconductor device
JPS5753958A (en) Semiconductor device
JPS6431430A (en) Measuring element structure for semiconductor device and measuring method
KR960012632B1 (en) Fabricating method of silicon semiconductor device
JPS5586152A (en) Manufacture of semiconductor device
TW289135B (en) Method of isolating semiconductor integrated circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050221

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee