KR960043212A - Semiconductor memory device and circuit arrangement method with improved input characteristics - Google Patents
Semiconductor memory device and circuit arrangement method with improved input characteristics Download PDFInfo
- Publication number
- KR960043212A KR960043212A KR1019950013270A KR19950013270A KR960043212A KR 960043212 A KR960043212 A KR 960043212A KR 1019950013270 A KR1019950013270 A KR 1019950013270A KR 19950013270 A KR19950013270 A KR 19950013270A KR 960043212 A KR960043212 A KR 960043212A
- Authority
- KR
- South Korea
- Prior art keywords
- memory device
- semiconductor memory
- pads
- input buffers
- main control
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/10—Aspects relating to interfaces of memory device to external buses
- G11C2207/105—Aspects related to pads, pins or terminals
Landscapes
- Dram (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
Abstract
1. 청구범위에 기재된 발명이 속하는 기술분야1. TECHNICAL FIELD OF THE INVENTION
본 발명은 반도체 메모리장치의 배치방법에 관한 것이다.The present invention relates to a method of disposing a semiconductor memory device.
2. 발명이 해결하려고 하는 기술적 과제2. The technical problem to be solved by the invention
종래기술에 따른 센터패드형의 반도체 메모리장치는 매인컨트롤 회로블럭내에 입력버퍼들이 집중되어 있었다. 이에 따라상기 입력버퍼들과 패드들사이의 거리가 멀어 외부입력신호가 입력버퍼까지 걸리는 시간지연이 상당했었다. 이로 인해 핀커패시턴스가 커지게 되므로 입력 버퍼들의 응답속도가 느리게 되어 고속동작에 상당히 불리 하였다.In the center pad semiconductor memory device according to the prior art, the input buffers are concentrated in the main control circuit block. As a result, the distance between the input buffers and the pads is so great that the time delay for the external input signal to reach the input buffer was considerable. As a result, the pin capacitance is increased, which slows the response speed of the input buffers, which is disadvantageous for high speed operation.
3. 발명의 해결방법의 요지3. Summary of Solution to Invention
상기의 문제점을 해결하기 위하여 본 발명에서는 입력버퍼들과 패드들과의 거리를 최소화되도록 상기 입력버퍼들을 매인컨트롤회로블럭과 패드들사이사이에 배치하였다.In order to solve the above problems, in the present invention, the input buffers are disposed between the main control circuit block and the pads to minimize the distance between the input buffers and the pads.
4. 발명의 중요한 용도4. Important uses of the invention
상술한 바와 같이 입력 버퍼들과 패드들과의 거리를 최소화하므로써 상기 입력버퍼들의 응답속도가 빨라지므로 대역폭이향상되어 고속동작에 탁월한 효과를 지니는 반도체 메모리 장치가 구현된다.As described above, since the response speed of the input buffers is increased by minimizing the distance between the input buffers and the pads, a bandwidth is improved, and a semiconductor memory device having an excellent effect on high speed operation is realized.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제3도는 본 발명의 실시예에 따른 반도체 메모리장치의 회로배치를 나타내는 배치도, 제4도는 본 발명의 실시예에 따른 반도체 메모리장치의 입력특성을 나타내는 파형도.3 is a layout view showing a circuit arrangement of a semiconductor memory device according to an embodiment of the present invention, and FIG. 4 is a waveform diagram showing input characteristics of a semiconductor memory device according to an embodiment of the present invention.
Claims (4)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950013270A KR0145220B1 (en) | 1995-05-25 | 1995-05-25 | Semiconductor memory device and circuit arrangement method with improved input characteristics |
JP12529396A JPH0922990A (en) | 1995-05-25 | 1996-05-21 | Semiconductor memory with improved input characteristics and circuit arrangement method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950013270A KR0145220B1 (en) | 1995-05-25 | 1995-05-25 | Semiconductor memory device and circuit arrangement method with improved input characteristics |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960043212A true KR960043212A (en) | 1996-12-23 |
KR0145220B1 KR0145220B1 (en) | 1998-07-01 |
Family
ID=19415405
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950013270A KR0145220B1 (en) | 1995-05-25 | 1995-05-25 | Semiconductor memory device and circuit arrangement method with improved input characteristics |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPH0922990A (en) |
KR (1) | KR0145220B1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102611888B1 (en) * | 2016-11-07 | 2023-12-11 | 삼성전자주식회사 | Layout method for semiconductor device based on swiching activity and manufacturing |
CN112435696A (en) * | 2019-08-26 | 2021-03-02 | 长鑫存储技术有限公司 | Chip and electronic device |
-
1995
- 1995-05-25 KR KR1019950013270A patent/KR0145220B1/en not_active IP Right Cessation
-
1996
- 1996-05-21 JP JP12529396A patent/JPH0922990A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
JPH0922990A (en) | 1997-01-21 |
KR0145220B1 (en) | 1998-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920008925A (en) | Semiconductor integrated circuit | |
KR970062923A (en) | Microcomputer | |
KR850004684A (en) | Semiconductor memory | |
KR900013616A (en) | Integrated circuit layout | |
KR960043187A (en) | Semiconductor device | |
KR890017794A (en) | Master-slice semiconductor integrated circuit | |
KR970051163A (en) | Semiconductor memory device | |
EP0041844B1 (en) | Semiconductor integrated circuit devices | |
KR850008567A (en) | Semiconductor integrated circuit | |
JPH06195968A (en) | Integrated semiconductor memory device | |
KR960043212A (en) | Semiconductor memory device and circuit arrangement method with improved input characteristics | |
KR100520139B1 (en) | Memory device with uniform length data bus lines | |
KR960042745A (en) | Semiconductor memory device having a versatile pad having a plurality of switching means | |
KR19990057223A (en) | Semiconductor device with input buffers | |
KR910015039A (en) | Semiconductor Wafer | |
KR0155170B1 (en) | Semiconductor memory and microprocessor | |
JP2000182371A (en) | Semiconductor memory device | |
KR970072293A (en) | Semiconductor Integrated Circuits and Systems | |
KR0164823B1 (en) | Memory operating in high speed | |
KR920017246A (en) | Semiconductor integrated circuit device | |
KR970051140A (en) | Semiconductor memory device sharing address pin and data pin | |
KR980004956A (en) | Pad Circuit of Semiconductor Memory Device | |
KR970017687A (en) | Semiconductor memory device with shared page buffer | |
KR950009070B1 (en) | Control signal gnable circuit | |
KR970018486A (en) | Semiconductor device with improved internal power line structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20060307 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |