KR960039378A - Capacitor Manufacturing Method of Semiconductor Memory Device - Google Patents

Capacitor Manufacturing Method of Semiconductor Memory Device Download PDF

Info

Publication number
KR960039378A
KR960039378A KR1019950009821A KR19950009821A KR960039378A KR 960039378 A KR960039378 A KR 960039378A KR 1019950009821 A KR1019950009821 A KR 1019950009821A KR 19950009821 A KR19950009821 A KR 19950009821A KR 960039378 A KR960039378 A KR 960039378A
Authority
KR
South Korea
Prior art keywords
forming
gate
impurities
oxide
oxide film
Prior art date
Application number
KR1019950009821A
Other languages
Korean (ko)
Inventor
차인호
Original Assignee
문정환
엘지반도체 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 엘지반도체 주식회사 filed Critical 문정환
Priority to KR1019950009821A priority Critical patent/KR960039378A/en
Publication of KR960039378A publication Critical patent/KR960039378A/en

Links

Abstract

본 발명은 반도체 메모리장치의 커패시터 제조방법에 관한 것으로, 핀구조 커패시터 제조시 질화막을 사용하지 않음으로써 응력에 기인한 누설전류의 발생을 방지하고 제조공정을 단순화시킬 수 있도록 한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a capacitor of a semiconductor memory device, and to prevent the occurrence of leakage current due to stress and to simplify the manufacturing process by not using a nitride film when manufacturing a fin structure capacitor.

본 발명은 게이트, 게이트절연막, 소오스 및 드레인으로 이루어진 트랜지스터가 형성된 반도체기판상의 상기 게이트 전면에 절연막을 형성하는 공정과, 기판 전면에 불순물이 함유된 산화막을 형성하는 공정, 상기 불순물이 함유된 산화막상에 도전층과 불순물이 함유된 산화막을 번갈아가면서 각각 1층이상 형성하는 공정, 상기 불순물이 함유된 산화막과 도전층 및 상기 게이트상의 절연막을 선택적으로 식각하여 반도체기판의 소정영역을 노출시키는 콘택홀을 형성하는 공정, 상기 콘택홀을 포함한 기판 전면에 도전층을 형성하는 공정, 상기 도전층들 및 불순물이 함유된 산화막들을 소정의 커패시터 스토리지노드 패턴으로 패터닝하는 공정, 상기 불순물이 함유된 산화막을 제거하는 공정을 포함하여 이루어지는 반도체 메모리장치의 커패시터 제조방법을 제공한다.The present invention provides a process for forming an insulating film on the entire surface of the gate on a semiconductor substrate on which a transistor including a gate, a gate insulating film, a source and a drain is formed, a process of forming an oxide film containing impurities on the entire surface of the substrate, and an oxide film containing the impurities. Alternately forming one or more layers each of the conductive layer and the oxide film containing impurities, and selectively forming a contact hole for exposing a predetermined region of the semiconductor substrate by selectively etching the oxide film containing the impurities, the conductive layer and the insulating film on the gate. Forming a conductive layer on the entire surface of the substrate including the contact hole, patterning the oxide layers containing the conductive layers and the impurities into a predetermined capacitor storage node pattern, and removing the oxide layer containing the impurities. A capacitor of a semiconductor memory device comprising a step Provide corrective measures.

Description

반도체 메모리장치의 커패시터 제조방법Capacitor Manufacturing Method of Semiconductor Memory Device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명에 의한 반도체 메모리장치의 커패시터 제조방법을 도시한 공정순서도.2 is a process flowchart showing a capacitor manufacturing method of a semiconductor memory device according to the present invention.

Claims (3)

게이트, 게이트절연막, 소오스 및 드레인으로 이루어진 트랜지스터가 형성된 반도체기판상의 상기 게이트 전면에 절연막을 형성하는 공정과, 기판 전면에 불순물이 함유된 산화막을 형성하는 공정, 상기 불순물이 함유된 산화막상에 도전층과 불순물이 함유된 산화막을 번갈아 가면서 각각 1층이상 형성하는 공정, 상기 불순물이 함유된 산화막과 도전층 및 상기 게이트상의 절연막을 선택적으로 식각하여 반도체기판상의 소정영역을 노출시키는 콘택홀을 형성하는 공정, 상기 콘택홀을 포함한 기판 전면에 도전층을 형성하는 공정, 상기 도전층들 및 불순물이 함유된 산화막들을 소정의 커패시터 스토리지노드 패턴으로 패터닝하는 공정, 상기 불순물이 함유된 산화막을 제거하는 공정을 포함하여 이루어지는 것을 특징으로 하는 반도체 메모리장치의 커패시터 제조방법.Forming an insulating film on the entire surface of the gate on a semiconductor substrate on which a transistor comprising a gate, a gate insulating film, a source and a drain is formed, forming an oxide film containing impurities on the entire surface of the substrate, and a conductive layer on the oxide film containing impurities Alternately forming one or more layers of an oxide film containing an oxide and an impurity; and forming a contact hole exposing a predetermined region on a semiconductor substrate by selectively etching the oxide film containing the impurity, the conductive layer, and the insulating film on the gate. Forming a conductive layer on the entire surface of the substrate including the contact hole; patterning the conductive layers and the oxide layers containing impurities into a predetermined capacitor storage node pattern; and removing the oxide layer containing impurities. Of the semiconductor memory device, characterized in that Capacitor manufacturing method. 제1항에 있어서, 상기 불순물이 함유된 산호막은 PSG임을 특징으로 하는 반도체 메모리장치의 커패시터 제조방법.The method of claim 1, wherein the impurity containing coral film is PSG. 제1항에 있어서, 상기 불순물이 함유된 산화막의 제거는 상기 게이트 전면에 형성되는 절연막에 대해 선택성을 갖는 식각용액을 이용한 습식식각에 의해 행하는 것을 특징으로 하는 반도체 메모리장치의 커패시터 제조방법.The method of claim 1, wherein the oxide film containing impurities is removed by wet etching using an etching solution having a selectivity to an insulating film formed over the gate. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950009821A 1995-04-25 1995-04-25 Capacitor Manufacturing Method of Semiconductor Memory Device KR960039378A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950009821A KR960039378A (en) 1995-04-25 1995-04-25 Capacitor Manufacturing Method of Semiconductor Memory Device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950009821A KR960039378A (en) 1995-04-25 1995-04-25 Capacitor Manufacturing Method of Semiconductor Memory Device

Publications (1)

Publication Number Publication Date
KR960039378A true KR960039378A (en) 1996-11-25

Family

ID=66522997

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950009821A KR960039378A (en) 1995-04-25 1995-04-25 Capacitor Manufacturing Method of Semiconductor Memory Device

Country Status (1)

Country Link
KR (1) KR960039378A (en)

Similar Documents

Publication Publication Date Title
KR960006012A (en) Nonvolatile Semiconductor Memory Device and Manufacturing Method Thereof
KR970024206A (en) A method for manufacturing a capacitor of a semiconductor memory device.
KR930015002A (en) Semiconductor memory device and manufacturing method thereof
KR960039378A (en) Capacitor Manufacturing Method of Semiconductor Memory Device
KR920005335A (en) Manufacturing Method of Semiconductor Device
KR960006034A (en) Semiconductor device manufacturing method
KR970054047A (en) Manufacturing Method of Semiconductor Device Having Cylindrical Capacitor
KR950024334A (en) Semiconductor device manufacturing method
KR950024346A (en) Semiconductor Memory Device Manufacturing Method
KR960039285A (en) Semiconductor device manufacturing method
KR960036058A (en) Capacitor Manufacturing Method of Semiconductor Device
KR970024149A (en) Manufacturing Method of Semiconductor Memory Device
KR970054008A (en) Capacitor Manufacturing Method of Semiconductor Device
KR970018744A (en) Semiconductor Memory Device Manufacturing Method
KR970052415A (en) Contact formation method of a semiconductor device using a double insulating film
KR950024345A (en) Semiconductor Memory Device Manufacturing Method
KR970003965A (en) Method for forming charge storage electrode of capacitor
KR950004539A (en) Semiconductor Memory and Manufacturing Method
KR960012504A (en) Semiconductor Memory Manufacturing Method
KR970053983A (en) Capacitor Manufacturing Method for DRAM Cell with COB Structure
KR960002790A (en) Semiconductor memory device and manufacturing method thereof
KR970053995A (en) Capacitor Manufacturing Method of Semiconductor Device
KR910020901A (en) Manufacturing Method of Semiconductor Device
KR970018704A (en) Semiconductor device having MOS transistor of vertical structure and manufacturing method thereof
KR960026854A (en) Capacitor Manufacturing Method of Semiconductor Device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
N231 Notification of change of applicant
E601 Decision to refuse application