KR960033112A - Image scramble device and method - Google Patents

Image scramble device and method Download PDF

Info

Publication number
KR960033112A
KR960033112A KR1019950003273A KR19950003273A KR960033112A KR 960033112 A KR960033112 A KR 960033112A KR 1019950003273 A KR1019950003273 A KR 1019950003273A KR 19950003273 A KR19950003273 A KR 19950003273A KR 960033112 A KR960033112 A KR 960033112A
Authority
KR
South Korea
Prior art keywords
signal
data
generator
address
section
Prior art date
Application number
KR1019950003273A
Other languages
Korean (ko)
Inventor
최승조
Original Assignee
이형도
삼성전기 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이형도, 삼성전기 주식회사 filed Critical 이형도
Priority to KR1019950003273A priority Critical patent/KR960033112A/en
Priority to CN96105718A priority patent/CN1137722A/en
Priority to JP8031759A priority patent/JPH08265721A/en
Publication of KR960033112A publication Critical patent/KR960033112A/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/76Television signal recording
    • H04N5/91Television signal processing therefor
    • H04N5/913Television signal processing therefor for scrambling ; for copy protection
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/124Sampling or signal conditioning arrangements specially adapted for A/D converters
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/04Synchronising
    • H04N5/08Separation of synchronising signals from picture signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/76Television signal recording
    • H04N5/91Television signal processing therefor
    • H04N5/913Television signal processing therefor for scrambling ; for copy protection
    • H04N2005/91357Television signal processing therefor for scrambling ; for copy protection by modifying the video signal
    • H04N2005/91371Television signal processing therefor for scrambling ; for copy protection by modifying the video signal the video color burst signal being modified

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)

Abstract

영상스크램블 장치 및 방법에 관한 것으로, 칼라 복합영상 신호를 A/D 변환하고 그 데이터를 1개의 라인 메모리를 사용하여 저장하며, 저장할대, 칼라 버어스트신호와 영상신호 사이의 구간을 100개의 스텝으로 나누어 각 수평 주사선마다 10개의 스텝중 임의 수의 스텝에 해당하는 데이터를 저장하지 않으므로써 스크램블하고, 그 저장된 데이터를 읽어들여 D/A 변환하여 스크램블된 영상신호를 출력한다.The present invention relates to a video scrambler and a method, and to converting a color composite video signal by A / D and storing the data using one line memory, and storing the data between the color burst signal and the video signal in 100 steps. The data is scrambled by not storing data corresponding to any number of steps among the 10 steps for each horizontal scanning line, and the stored data is read, D / A-converted, and a scrambled video signal is output.

Description

영상스크램블 장치 및 방법Image scramble device and method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 의한 영사 스크램블 장치의 블럭 구성도이다.2 is a block diagram of a projection scramble device according to the present invention.

제3도는 본 발명에 의한 영상 스크램블 장치의 일부 회로 구성도이다.3 is a circuit diagram illustrating a part of an image scrambler according to the present invention.

제4도는 본 발명에 의한 영상 스크래블 장치의 일부 회로도이다.4 is a partial circuit diagram of an image scrambling apparatus according to the present invention.

Claims (5)

영상스크램블 장치에 있어서, 복하 영상 신호를 입력받아 동기신호를 분리하는 동기신호 분리부와, 복합 영상 신호를 입력받아 A/D 변화하는 A/D 변환부와, 상기 A/D 변화부로부터 디지털 데이터를 입력받아 저장하는 라인 메모리부와 상기 라인메모리부에 라이트 클록 및 리드클록을 공급하며, 상기 디지털 데이터중 칼라버어스트 신호와 영상신호 사이의 구간에 대한 데이터가 발생할 때 임의로 라이트 클록을 홀드시켜 공급하는 타이밍 발생부와, 상기 라인 메모리로부터 디지털 데이터를 받아 D/A 변환하는 D/A 변환부를 구비하는 것을 특징으로 하는 영상스크램블 장치.An image scrambler comprising: a synchronization signal separation unit for receiving a complex video signal and separating the synchronization signal, an A / D converter for changing A / D by receiving a composite video signal, and digital data from the A / D change unit It supplies a write clock and a read clock to the line memory unit and the line memory unit for receiving and storing the data, and randomly holds and writes the write clock when data for a section between the color burst signal and the image signal among the digital data is generated. And a D / A converter configured to receive digital data from the line memory and perform D / A conversion. 제1항에 있어서, 상기 타이밍 발생부는 상기 수평 동기 신호를 입력받아 그때마다 어드레스를 + 1증가시켜 어드레스 신호를 출력하는 어드레스 카운터부와, 상기 어드레스 카운터부로부터 어드레스 데이터를 받아 그 어드레스에 대응하는 랜덤하게 저장된 스텝 데이터를 출력하는 스텝 데이터부와, 상기 스텝 데이터부에서 입력된 스텝 데이터를 다운 카운트하는 동기업/다운 카우터부와, 상기 A/D 변환부 및 A/D 변환부에 샘플링 신호를 공급하는 샘플링 신호 발생부와, 상기 샘플링 신호 발생부로부터 샘플링 신호를 입력받아 분주하여 칼라버어스트 신호를 출력하는 버어스트 주파수 발생부와 상기 버어스트 주파수 발생부에서 출력된 칼라 버어스트 신호의 주파수 값을 카운트하여 내부에 저장된 수가 되었을 때 카운트 고무신호를 출력하는 동기 카운터부와, 상기 동기 카운터부의 카운트 고무신호와 동기업/다운 카운터부의 출력신호를 입력받아 샘플링 신호 라이트 클럭 및 리드클럭으로 출력하는 클럭 발생부와, 상기 수평동기 신호 및 칼라버어스트 신호를 입력받아 상기 라인 메모리부를 인에이블시키는 신호 발생부를 구비하는 것을 특징으로 하는 영상스크랩블 장치.The address counter of claim 1, wherein the timing generator receives the horizontal synchronization signal and increases an address by + 1 every time, and outputs an address signal, and receives address data from the address counter and randomly corresponds to the address. Supplying a sampling signal to a step data section for outputting the stored step data, a company / down counter section for down counting the step data input from the step data section, and the A / D converter and the A / D converter The frequency signal of the sampling signal generator, the burst frequency generator for receiving the sampling signal from the sampling signal generator and dividing and outputting the color burst signal, and the color burst signal output from the burst frequency generator Synchronous count that outputs count rubber signal when it counts and becomes internally stored A clock generator which receives a tab part, a count rubber signal of the sync counter part and an output signal of the same company / down counter part, and outputs a sampling signal write clock and a read clock; And a signal generator for enabling the line memory unit. 제2항에 있어서, 상기 스텝 데이터는 '0'부터 '9'까지의 자연수인 것을 특징으로 하는 영상스크램블 장치.The image scrambler of claim 2, wherein the step data is a natural number from '0' to '9'. 제2항에 있어서, 상기 샘플링 신호 발생부는 색부 반송파 주파수의 4배 주파수인 샘플링 신호를 발생시키는 것을 특징으로 하는 영상스크램블 장치The image scrambler of claim 2, wherein the sampling signal generator generates a sampling signal four times the color carrier frequency. 영상 스크램블 방법에 있어서, 칼라 복합 영상신호의 칼라 버어스트 신호와 영상신호 사이의 구간을 다수의 스텝으로 나누어 각 수평 주사선을 A/D 변환하여 메모리에 저장할 때, 각 수평주사선마다 상기 스텝중에서 임의수를 저장하지 않는 것을 특징으로 하는 영상스크램블 장치.In the video scramble method, when a section between a color burst signal and a video signal of a color composite video signal is divided into a plurality of steps, each horizontal scan line is A / D converted and stored in a memory, a random number of the horizontal scan lines for each step The video scrambler, characterized in that it does not store. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950003273A 1995-02-20 1995-02-20 Image scramble device and method KR960033112A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019950003273A KR960033112A (en) 1995-02-20 1995-02-20 Image scramble device and method
CN96105718A CN1137722A (en) 1995-02-20 1996-02-17 Image scrambling apparatus, and method therefor
JP8031759A JPH08265721A (en) 1995-02-20 1996-02-20 Apparatus and method for video scrambling

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950003273A KR960033112A (en) 1995-02-20 1995-02-20 Image scramble device and method

Publications (1)

Publication Number Publication Date
KR960033112A true KR960033112A (en) 1996-09-17

Family

ID=19408472

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950003273A KR960033112A (en) 1995-02-20 1995-02-20 Image scramble device and method

Country Status (3)

Country Link
JP (1) JPH08265721A (en)
KR (1) KR960033112A (en)
CN (1) CN1137722A (en)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4916736A (en) * 1988-06-07 1990-04-10 Macrovision Corporation Method and apparatus for encrypting and decrypting time domain signals

Also Published As

Publication number Publication date
JPH08265721A (en) 1996-10-11
CN1137722A (en) 1996-12-11

Similar Documents

Publication Publication Date Title
KR100311478B1 (en) apparatus for converting format in digital TV
US4899339A (en) Digital multiplexer
JPS60102074A (en) Television video signal scrambling system
KR960033112A (en) Image scramble device and method
KR950035382A (en) Video processor with field memory for exclusively storing picture information
US4604650A (en) Three line video scrambling method
KR930004823B1 (en) Scrambling and descrambling circuit of television signal
EP0455405A2 (en) A method and apparatus for scrambling/descrambling a video signal
JPH05292476A (en) General purpose scanning period converter
KR100227425B1 (en) Apparatus for displaying double picture removing one pixel error
KR910009064A (en) Mosaic effect generator
JPS60256286A (en) Transmission system of television signal
KR0141204B1 (en) Sync. signal detection apparatus of digital replay system and data convert apparatus
KR960038757A (en) Image signal processing device for skew compensation and noise reduction
KR100241443B1 (en) Interlace mode and non-interlace mode conversion circuit
JP3087444B2 (en) Scramble circuit
KR970011544B1 (en) Image scrambling system
KR100403805B1 (en) A stereoscopic image processor and a method thereof
JPH0380646A (en) Pseudo random number addition circuit
KR960014684B1 (en) Voice scrambling system with random drift
KR930003758A (en) MAC signal scrambler
JPH04330887A (en) Video scrambling circuit
KR970004740A (en) Load Clock Generator for Rearrange Data in PDTV
JPS60256287A (en) Transmission system of television signal
KR970056909A (en) Horizontal Sync Signal Generator of Video Signal

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application