KR960032430A - DVCR data recovery device - Google Patents
DVCR data recovery device Download PDFInfo
- Publication number
- KR960032430A KR960032430A KR1019950002610A KR19950002610A KR960032430A KR 960032430 A KR960032430 A KR 960032430A KR 1019950002610 A KR1019950002610 A KR 1019950002610A KR 19950002610 A KR19950002610 A KR 19950002610A KR 960032430 A KR960032430 A KR 960032430A
- Authority
- KR
- South Korea
- Prior art keywords
- sample
- output
- delay
- data
- unit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10268—Improvement or modification of read or write signals bit detection or demodulation methods
- G11B20/10287—Improvement or modification of read or write signals bit detection or demodulation methods using probabilistic methods, e.g. maximum likelihood detectors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
본 발명은 디지털 신호의 자기기록재생시 노이즈 및 타이밍 에러에 의한 오검출을 최소화하도록 한 DVCR의 데이터 복원장치에 관한 것이다.The present invention relates to an apparatus for restoring a data of a DVCR, which minimizes false detection by noise and timing errors during magnetic recording and reproduction of digital signals.
종래의 기술은 타이밍 지터에 의한 타이밍 에러로 인해 데이터의 오검출을 유발하게 되며, 샘플링 순간에 데이터가 노이즈에 의해 오검출될 가능성을 내포하고 있던 점을 감안하여 본 발명은 DVCR의 데이터 복원장치에 있어서, 재생신호의 클럭복원출력을 각각 서로 다른 딜레이 타임으로 딜레이하는 복수개의 딜레이부, 재생신호의 정류출력을 상기 딜레이부로부터의 각각의 클럭을 이용하여 샘플링하는 복수개의 샘플 앤드 홀드부, 상기 샘플 앤드 홀드부의 각 샘플들의 딜레이 타임을 맞추기 위해 샘플 앤드 홀드부의 출력을 딜레이하는 복수개의 역 딜레이부, 상기 역 딜레이부의 출력을 가산하는 가산기, 상기 가산기의 출력을 설정된 기준전압과 비교하는 비교기를 구비하거나 상기 가산기 및 비교기 대신에 상기 역 딜레이부의 출력을 설정된 기준전압과 비교하는 복수개의 비교기, 상기 비교기의 출력신호중 가장 가능성이 큰쪽을 선택하여 출력하는 데이터 판별부를 구비하여 동일 클럭을 이용하여 3개 이상의 샘플을 취해 그 샘플값들을 평균하여 일정 레벨로 비교함으로써 타이밍 에러에 의한 데이터의 오검출과 노이즈에 의한 데이터의 오검출을 최소화 할 수 있도록 한 것이다. 그리고 본 발명은 디지털 자기기록재생시스템에서 재생신호처리뿐만 아니라 다른 매체의 신호처리에도 적용가능하다.In the related art, the timing error caused by timing jitter causes data to be misdetected, and the present invention implies that data may be misdetected by noise at the instant of sampling. A plurality of delay units for delaying the clock recovery output of the reproduction signal with different delay times, and a plurality of sample and hold units for sampling the rectified output of the reproduction signal using the respective clocks from the delay unit, the sample A plurality of inverse delay units for delaying the output of the sample and hold unit, an adder for adding the outputs of the inverse delay unit, and a comparator for comparing the output of the adder with a set reference voltage to match the delay time of each sample of the end hold unit; Reference for setting the output of the inverse delay unit instead of the adder and the comparator A plurality of comparators for comparing voltages and a data discrimination unit for selecting and outputting the most probable ones among the output signals of the comparators are provided to take three or more samples using the same clock, and average the sample values to compare them at a predetermined level. It is designed to minimize data misdetection due to errors and data misdetection due to noise. In addition, the present invention is applicable to signal processing of other media as well as reproduction signal processing in a digital magnetic recording and reproducing system.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제7도는 본 발명에 따른 DVCR의 데이터 복원장치의 제1실시예도,7 is a first embodiment of a data recovery apparatus for DVCR according to the present invention;
제8도는 제7도의 구체 실시예도,8 is a specific embodiment of FIG.
제9도는 본 발명에 따른 DVCR의 데이터 복원장치의 제2실시예도.9 is a second embodiment of a data recovery apparatus for DVCR according to the present invention.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950002610A KR100339347B1 (en) | 1995-02-13 | 1995-02-13 | Data recovering device for dvcr |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950002610A KR100339347B1 (en) | 1995-02-13 | 1995-02-13 | Data recovering device for dvcr |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960032430A true KR960032430A (en) | 1996-09-17 |
KR100339347B1 KR100339347B1 (en) | 2002-11-30 |
Family
ID=37480171
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950002610A KR100339347B1 (en) | 1995-02-13 | 1995-02-13 | Data recovering device for dvcr |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100339347B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100436096B1 (en) * | 1995-12-26 | 2004-08-18 | 모토로라 인코포레이티드 | Signal processing method |
-
1995
- 1995-02-13 KR KR1019950002610A patent/KR100339347B1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100436096B1 (en) * | 1995-12-26 | 2004-08-18 | 모토로라 인코포레이티드 | Signal processing method |
Also Published As
Publication number | Publication date |
---|---|
KR100339347B1 (en) | 2002-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2500035B2 (en) | Method for synchronizing modulation and coding data with data clock, phase error estimating device and digital phase error estimating device | |
US4625321A (en) | Dual edge clock address mark detector | |
KR960032430A (en) | DVCR data recovery device | |
KR910009465B1 (en) | Multi slice level signal circuit | |
US5307165A (en) | Television signal kind discriminating apparatus | |
JPS5820051A (en) | Logical level deciding circuit | |
KR910020692A (en) | Digital signal detector | |
KR980700654A (en) | Apparatus for decoding a channel signal into an information signal and reproducing arrangement provided with the apparatus | |
JPS6182174A (en) | Peak detecting device | |
KR960027637A (en) | Synchronous Signal Detection Device | |
KR940004391Y1 (en) | Teletext data detecting circuit | |
KR950034188A (en) | Digital signal recorder | |
JPS605653A (en) | Character reproducing circuit | |
JPH05160731A (en) | Data identification device | |
KR0124610B1 (en) | Signal reproducing apparatus for dvcr | |
JP2580680Y2 (en) | Logic comparison circuit for semiconductor test equipment | |
SU1137510A1 (en) | Device for extracting data from reproduced signal | |
KR0145008B1 (en) | Digital data detecting circuit | |
JPS6235789A (en) | Data separating circuit | |
JPH10262223A (en) | Data reproducing device for multiplexed tex video signal | |
KR950005248B1 (en) | Recording signal distinction circuit of recording & playing system | |
KR960032433A (en) | Data processing method and apparatus of digital reproduction system | |
JP2959320B2 (en) | ID code detection method and ID code detection device | |
KR960019223A (en) | Data Extraction Circuit of Digital Magnetic Recording & Reproduction System | |
JPH09320177A (en) | Frame-synchronizing signal processing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20060502 Year of fee payment: 5 |
|
LAPS | Lapse due to unpaid annual fee |