KR960016400A - Synchronization signal generator and image signal processing device using same - Google Patents

Synchronization signal generator and image signal processing device using same Download PDF

Info

Publication number
KR960016400A
KR960016400A KR1019940027956A KR19940027956A KR960016400A KR 960016400 A KR960016400 A KR 960016400A KR 1019940027956 A KR1019940027956 A KR 1019940027956A KR 19940027956 A KR19940027956 A KR 19940027956A KR 960016400 A KR960016400 A KR 960016400A
Authority
KR
South Korea
Prior art keywords
signal
receiving
reference potential
vertical
composite
Prior art date
Application number
KR1019940027956A
Other languages
Korean (ko)
Other versions
KR0123724B1 (en
Inventor
김선태
박석원
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019940027956A priority Critical patent/KR0123724B1/en
Publication of KR960016400A publication Critical patent/KR960016400A/en
Application granted granted Critical
Publication of KR0123724B1 publication Critical patent/KR0123724B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/04Synchronising
    • H04N5/06Generation of synchronising signals
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/04Synchronising
    • H04N5/08Separation of synchronising signals from picture signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)
  • Processing Of Color Television Signals (AREA)

Abstract

동기신호 발생장치 및 이를 이용한 영상신호 처리장치에 관한 것이다. 그 발생장치는 복합영상신호를 입력받아 기준 전위를 설정하는 기준전위설정회로와, 색부반송파를 제거하기 위한 로우밴드패스 필터와, 복합동기신호를 분리하기 위한 복합동기신호 분리회로와, 수직동기신호를 분리하는 수직동기신호 분리회로와, 의사수평 동기신호를 발생하는 의사수평 동기신호발생회로를 구비한 것을 특징으로 한다. 또한, 영상신호 처리장치는 그 발생장치에 의해 발생되는 그 수직 및 의사수평 동기신호를 이용하여 샘플링 클럭을 공급하여 디지탈 변환하는 것을 특징으로 하여 신호의 신뢰성을 높여 화면표시때 화면떨림 현상을 방지할 수 있다.A synchronization signal generator and an image signal processing apparatus using the same. The generator includes a reference potential setting circuit for receiving a composite video signal and setting a reference potential, a low band pass filter for removing color carriers, a composite synchronization signal separation circuit for separating the composite synchronization signal, and a vertical synchronization signal. And a pseudo horizontal synchronizing signal generating circuit for generating a pseudo horizontal synchronizing signal. In addition, the video signal processing apparatus is characterized by digitally converting by supplying a sampling clock using the vertical and pseudo horizontal synchronization signals generated by the generating device to increase the reliability of the signal and to prevent screen shaking during screen display. Can be.

Description

동기신호 발생장치 및 이를 이용한 영상신호 처리장치Synchronization signal generator and image signal processing device using same

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명에 의한 동기신호 발생장치를 설명하기 위한 블럭도를 도시한 것이다,2 is a block diagram illustrating a synchronization signal generator according to the present invention.

제3도는 제2도의 동기신호 발생장치를 이용한 본 발명에 의한 복합영상신호의 샘플링 및 저장을 위한 영상신호 처리장치를 설명하기 위한 블럭도를 도시한 것이다.FIG. 3 is a block diagram illustrating an image signal processing apparatus for sampling and storing a composite image signal according to the present invention using the synchronization signal generator of FIG. 2.

Claims (4)

복합영상신호를 입력받아 기준 전위를 설정하는 기준전위설정수단; 상기 기준전위설정수단의 출력신호를 입력받아 색부반송파를 제거하기 위한 로우밴드패스 필터; 상기 로우밴드패스 필터의 출력신호를 입력받아 복합동기신호를 분리하기 위한 복합동기신호 분리수단; 상기 복합동기신호를 입력받아 소정 배수의 fsc 신호에 응답하여 수직동기신호를 분리하는 수직동기신호 분리수단; 상기 수직동기신호 및 상기 소정 배수의 fsc 신호에 응답하여 의사수평 동기신호를 발생하는 의사수평 동기신호발생수단을 비한 것을 특징으로 하는 동기신호 발생 장치.Reference potential setting means for receiving a composite video signal and setting a reference potential; A low band pass filter for receiving the output signal of the reference potential setting means and removing the color carrier; A composite synchronous signal separating means for receiving the output signal of the low band pass filter and separating the composite synchronous signal; Vertical synchronous signal separation means for receiving the composite synchronous signal and separating the vertical synchronous signal in response to an fsc signal of a predetermined multiple; And a pseudo horizontal synchronizing signal generating means for generating a pseudo horizontal synchronizing signal in response to the vertical synchronizing signal and the predetermined multiple fsc signal. 복합영상신호를 입력받아 기준 전위를 설정하는 기준전위설정수단; 상기 기준전위설정수단의 출력신호를 입력받아 색부반송파를 제거하기 위한 로우밴드패스 필터; 상기 필터의 출력신호를 입력받아 복합동기신호를 분리하기 위한 복합동기신호 분리수단; 상기 복합동기신호를 입력받아 소정 배수의 fsc 신호에 응답하여 수직동기신호를 분리하는 수직동기신호 분리수단; 상기 수직동기신호 및 상기 소정 배수의 fsc 신호에 응답하여 의사수평 동기신호를 발생하는 의사수평 동기신호발생수단; 상기 복합영상신호를 입력받아 디지탈 신호로 변환하는 아날로그/디지탈 변환수단; 상기 수직 동기신호 및 상기 의사수평 동기신호에 응답하여 상기 아날로그/디지탈 변환수단에 샘플링 클럭을 공급하는 타이밍 제어신호발생수단을 구비한 것을 특징으로 하는 영상신호 처리장치.Reference potential setting means for receiving a composite video signal and setting a reference potential; A low band pass filter for receiving the output signal of the reference potential setting means and removing the color carrier; A composite synchronous signal separating means for receiving the output signal of the filter and separating the composite synchronous signal; Vertical synchronous signal separation means for receiving the composite synchronous signal and separating the vertical synchronous signal in response to an fsc signal of a predetermined multiple; Pseudo horizontal synchronizing signal generating means for generating a pseudo horizontal synchronizing signal in response to the vertical synchronizing signal and the predetermined multiple fsc signal; An analog / digital converting means for receiving the composite video signal and converting the composite video signal into a digital signal; And timing control signal generating means for supplying a sampling clock to the analog / digital converting means in response to the vertical synchronizing signal and the pseudo horizontal synchronizing signal. 제2항에 있어서, 상기 디지탈 변환된 신호를 입력받아 이를 저장하는 저장수단을 부가하고 상기 타이밍 제어신호발생수단으로부터 리드/라이트 신호를 공급받는 것을 특징으로 하는 영상신호 처리장치.The image signal processing apparatus according to claim 2, further comprising a storage means for receiving and storing the digitally converted signal and receiving a read / write signal from the timing control signal generating means. 제1복합영상신호를 입력받아 기준 전위를 설정하는 제1기준전위설정수단; 상기 제1기준전위설정수단의 출력신호를 입력받아 색부반송파를 제거하기 위한 제1로우밴드패스 필터; 상기 제1로우밴드패스 필터의 출력신호를 입력받아 제1복합동기신호를 분리하기 위한 제1복합동기신호 분리수단; 상기 제1복합동기신호를 입력받아 소정 배수의 fsc 신호에 응답하여 제1수직동기신호를 분리하는 제1수직동기신호 분리수단; 상기 제1수직동기신호 및 상기 소정 배수의 fsc 신호에 응답하여 제1의사수평 동기신호를 발생하는 제1의사수평 동기신호발생수단; 제2복합영상신호를 입력받아 기준 전위를 설정하는 제2기준전위설정수단; 상기 제2기준전위설정수단의 출력신호를 입력받아 색부반송파를 제거하기 위한 제2로우밴드패스 필터; 상기 제2로우밴드패스 필터의 출력신호를 입력받아 제2복합동기신호를 분리하기 위한 제2복합동기신호 분리수단; 상기 제2복합동기신호를 입력받아 상기 소정 배수의 fsc 신호에 응답하여 제2수직동기신호를 분리하는 제2수직동기신호 분리수단; 상기 제2수직동기신호 및 상기 소정 배수의 fsc 신호에 응답하여 제2의사수평 동기신호를 발생하는 제2의사수평 동기신호발생수단; 상기 제2복합영상신호를 디지탈 신호로 변환하는 아날로그/디지탈 변환수단; 상기 변환된 디지탈 신호를 저장하는 저장수단; 상기 저장된 디지탈 신호를 아날로그 신호로 변환하는 디지탈/아날로그 변환수단; 제1복합영상신호를 입력받아 상기 변환된 아날로그 신호와 합성하는 합성수단; 상기 제1수직 동기신호 및 상기 제1의사수평 동기신호에 응답하여 상기 아날로그/디지탈 변환수단에 샘플링 클럭을 공급하고, 상기 저장수단에 리드/라이트 신호를 공급하고, 상기 제2수직 동기신호 및 상기 제2의사수평 동기신호에 응답하여 상기 합성기에 제어신호를 공급하는 타이밍 제어신호발생수단을 구비한 것을 특징으로 하는 영상신호 처리장치.First reference potential setting means for receiving a first composite video signal and setting a reference potential; A first low band pass filter configured to receive an output signal of the first reference potential setting means and to remove a color carrier; First combined synchronous signal separation means for receiving the output signal of the first low band pass filter and separating the first combined synchronous signal; First vertical synchronous signal separation means for receiving the first composite synchronous signal and separating a first vertical synchronous signal in response to an fsc signal of a predetermined multiple; First horizontal synchronization signal generating means for generating a first horizontal synchronization signal in response to the first vertical synchronization signal and the predetermined multiple fsc signal; Second reference potential setting means for receiving a second composite video signal and setting a reference potential; A second low band pass filter for receiving the output signal of the second reference potential setting means and removing the color carrier; Second combined synchronous signal separation means for receiving an output signal of the second low band pass filter to separate a second combined synchronous signal; Second vertical synchronous signal separation means for receiving the second composite synchronous signal and separating a second vertical synchronous signal in response to the predetermined multiple fsc signal; Second pseudo horizontal synchronizing signal generating means for generating a second pseudo horizontal synchronizing signal in response to the second vertical synchronizing signal and the predetermined multiple fsc signal; Analog / digital conversion means for converting the second composite video signal into a digital signal; Storage means for storing the converted digital signal; Digital / analog conversion means for converting the stored digital signal into an analog signal; Synthesizing means for receiving a first composite video signal and synthesizing the converted analog signal; Supplying a sampling clock to the analog / digital converting means, supplying a read / write signal to the storage means in response to the first vertical synchronizing signal and the first pseudo horizontal synchronizing signal, the second vertical synchronizing signal and the And a timing control signal generating means for supplying a control signal to said synthesizer in response to a second pseudo horizontal synchronizing signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940027956A 1994-10-28 1994-10-28 Sync signal generation apparatus and video signal processing apparatus using it KR0123724B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940027956A KR0123724B1 (en) 1994-10-28 1994-10-28 Sync signal generation apparatus and video signal processing apparatus using it

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940027956A KR0123724B1 (en) 1994-10-28 1994-10-28 Sync signal generation apparatus and video signal processing apparatus using it

Publications (2)

Publication Number Publication Date
KR960016400A true KR960016400A (en) 1996-05-22
KR0123724B1 KR0123724B1 (en) 1997-11-26

Family

ID=19396368

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940027956A KR0123724B1 (en) 1994-10-28 1994-10-28 Sync signal generation apparatus and video signal processing apparatus using it

Country Status (1)

Country Link
KR (1) KR0123724B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101467882B1 (en) 2007-03-31 2014-12-02 엘지전자 주식회사 Washing machine

Also Published As

Publication number Publication date
KR0123724B1 (en) 1997-11-26

Similar Documents

Publication Publication Date Title
KR960011945A (en) Digital processing equipment
CA2210196A1 (en) Video signal converter and television signal processing apparatus
KR890015245A (en) Magnetic recording and reproducing apparatus for obtaining a separate clock signal from the luminance and color components of the video signal
KR920008719A (en) Frequency overlap information insertion and separation circuit
KR960016400A (en) Synchronization signal generator and image signal processing device using same
JPH0743755Y2 (en) Multi-page display device for teletext receiving system
KR920015857A (en) Video signal recording device of electronic camera
RU97100793A (en) METHOD AND SCHEME OF PHASE SYNCHRONIZATION OF VIDEO SIGNALS AND DEVICE FOR SYNTHESIS OF VIDEO SIGNALS
KR0168999B1 (en) Video cassette recorder
KR920000400B1 (en) Image storage device
KR960006493A (en) TV's Ghost Removal Circuit
KR930003238Y1 (en) Sampling apparatus of video signal
JP2504169B2 (en) Video phase converter
KR910009064A (en) Mosaic effect generator
KR960043763A (en) First vertical synchronous signal detection device
KR910007371A (en) Video I / O Device of Static Image Telephone for General Exchange Line
KR970078448A (en) Video signal recording and reproducing apparatus
KR940003402A (en) Preprocessing Circuit for Timebase Correction
KR970056957A (en) Image processing equipment
KR940013089A (en) Transmission Method and Circuit of Video Screen of Video Phone
KR930024497A (en) Filtering Digital Image Data Using Inactivity Time
JPS61256876A (en) Control method in lock mode for time base collector
KR950012423A (en) Digital still image memory device in disc playback system
JPS62222778A (en) Picture input device
KR970050874A (en) Image deterioration prevention circuit in multi-channel recording and reproducing apparatus

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060830

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee