KR950012423A - Digital still image memory device in disc playback system - Google Patents

Digital still image memory device in disc playback system Download PDF

Info

Publication number
KR950012423A
KR950012423A KR1019930022592A KR930022592A KR950012423A KR 950012423 A KR950012423 A KR 950012423A KR 1019930022592 A KR1019930022592 A KR 1019930022592A KR 930022592 A KR930022592 A KR 930022592A KR 950012423 A KR950012423 A KR 950012423A
Authority
KR
South Korea
Prior art keywords
signal
synchronization signal
synchronization
digital
video
Prior art date
Application number
KR1019930022592A
Other languages
Korean (ko)
Other versions
KR970010138B1 (en
Inventor
배홍문
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019930022592A priority Critical patent/KR970010138B1/en
Publication of KR950012423A publication Critical patent/KR950012423A/en
Application granted granted Critical
Publication of KR970010138B1 publication Critical patent/KR970010138B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10037—A/D conversion, D/A conversion, sampling, slicing and digital quantisation or adjusting parameters thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10222—Improvement or modification of read or write signals clock-related aspects, e.g. phase or frequency adjustment or bit synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/08—Separation of synchronising signals from picture signals

Abstract

본 발명은 디스크재생시스템에서의 디지탈정지화상기억장치에 관한 것으로, 동기신호분리부(18)에서 분리된 수평동기신호를 기초로 PLL 회로(20)에서 동기신호의 블랭킹기간을 제외한 샘플링라인수를 기초로 발생되는 샘플링클럭에 의거하여 어드레스/메모리제어클럭발생부(26)가 수평 및 수직동기신호의 블랭킹기간의 신호를 메모리(28)에 저장되지 않도록 하고, 그 메모리(28)에서 독출된 영상신호에 대해 상기 동기신호분리부(18)에서 제공되는 복합영상동기신호를 삽입처리하는 방식으로 디지탈정지화상의 기억이 이루어지게 되므로 상기 디지탈영상이 기억되는 메모리(28)의 용량을 절감하도록 된 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a digital still image memory device in a disc reproducing system, wherein the number of sampling lines in the PLL circuit 20 excluding the blanking period of the synchronization signal is determined by the PLL circuit 20 based on the horizontal synchronization signal separated by the synchronization signal separation unit 18. On the basis of the sampling clock generated on the basis, the address / memory control clock generator 26 prevents the signals of the blanking period of the horizontal and vertical synchronization signals from being stored in the memory 28, and the image read out from the memory 28. Since the digital still image is stored in a manner of inserting and processing the composite image synchronous signal provided by the synchronization signal separator 18 for the signal, the capacity of the memory 28 in which the digital image is stored is reduced. .

Description

디스크재생시스템에서의 디지탈정지화상기억장치Digital still image memory device in disc playback system

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 디스크재생시스템에서의 디지탈정지화상기억장치를 설명하는 블럭구성도이다.1 is a block diagram illustrating a digital still image storage device in the disc reproducing system according to the present invention.

Claims (3)

디스크로부터 재생된 영상신호에 대해 양자화기준레벨을 설정하고 소정의 샘플링클럭에 의해 샘플링처리하여 디지탈신호로 변환하는 데이터변환수단(10,12)과; 상기 디지탈변환된 영상신호에 대한 기록/독출시간이 정합되는 상태로 기억처리를 수행하는 디지탈영상기억수단(14,16,28,32,34); 상기 입력영상신호에 포함된 동기신호를 분리하는 동기신호분리부(18); 상기 동기신호분리부(18)에 의해 분리된 동기신호를 기초로 상기 디지탈영상신호에 대해 샘플링클럭과 상기 디지탈영상기억수단(28)에 대한 디지탈영상신호의 기록/독출을 위한 주파수신호를 발생하는 수단 (20); 상기 신호발생수단(20)에서 인가되는 주파수신호에 따라 상기 디지탈영상신호의 동기신호를 제외한 영상신호의 상기 디지탈영상기억수단(28)에 대한 기록/독출을 제어하기 위한 어드레스와 메모리제어클럭을 발생하는 어드레스/메모리제어클럭발생부(26); 상기 신호발생수단(20)으로부터의 동기신호에 따라 상기 디지탈영상기억수단(28)에서 독출되는 디지탈영상신호의 아날로그변환과 아날로그변환된 영상신호부터 고주파성분을 제거하여 복합동기신호의 삽입처리를 위한 기준레벨을 설정하기 위한 수단(36,38,40); 상기 아날로그변환된 영상신호에 상기 동기신호분리부(18)에서 제공되는 복합동기신호를 삽입처리하는 복합동기신호삽입부(42); 상기 복합동기신호삽입부(42)로부터 출력되는 영상신호에 대한 재생처리를 수행하는 수단(44,46,48)을 갖추어 구성된 것을 특징으로 하는 디스크재생시스템에서의 디지탈정지화상기억장치.Data conversion means (10, 12) for setting a quantization reference level for the video signal reproduced from the disc, sampling the data by a predetermined sampling clock, and converting the digital signal into a digital signal; Digital video storage means (14,16,28,32,34) for performing memory processing in a state where recording / reading times of the digitally converted video signals are matched; A synchronization signal separator 18 for separating the synchronization signal included in the input image signal; Generating a frequency signal for sampling / reading the digital image signal and recording / reading of the digital image signal to the digital image storage means 28 on the basis of the synchronization signal separated by the synchronization signal separator 18; Means 20; Generates an address and memory control clock for controlling the writing / reading of the video signal to the digital video storage means 28 except for the synchronization signal of the digital video signal according to the frequency signal applied from the signal generating means 20. An address / memory control clock generator 26; In accordance with the synchronization signal from the signal generating means 20, the analog video conversion of the digital video signal read out from the digital video storage means 28 and the high frequency components are removed from the analog converted video signal for insertion processing of the composite synchronous signal. Means (36,38, 40) for setting a reference level; A composite synchronous signal inserting unit (42) for inserting and processing the composite synchronous signal provided from the synchronous signal separating unit (18) to the analog converted video signal; And a means (44, 46, 48) for performing playback processing on the video signal output from said composite synchronous signal insertion section (42). 제 1 항에 있어서, 상기 동기정합수단은 상기 동기신호발생부(18)에서 제공되는 수평동기신호와 선행의 동기신호의 위상차의 변화량에 따라 생성되는 주파수를 스캔라인당 최적의 샘플수로 분주하는 분주기(24)를 갖추어 샘플링클럭을 발생하도록 된 것을 특징으로 하는 디스크재생시스템에서의 디지탈정지화상기억장치.2. The synchronization matching means according to claim 1, wherein the synchronization matching means divides the frequency generated according to the change amount of the phase difference between the horizontal synchronization signal provided from the synchronization signal generator 18 and the previous synchronization signal into an optimal number of samples per scan line. And a divider (24) to generate a sampling clock. 제 1 항에 있어서, 상기 어드레스/메모리제어클럭발생부(26)는 상기 디지탈변환된 영상신호에 대해 상기 동기신호분리부(18)에서 제공되는 동기신호를 기초로 상기 영상신호에 포함된 동기신호구간에는 어드레스/메모리제어클럭을 발생하지 않게 되고, 상기 디지탈영상기억수단(28)에는 상기 디지탈변환된 영상신호의 동기신호는 저장되지 않는 것을 특징으로 하는 디스크재생시스템에서의 디지탈정지화상기억장치.2. The synchronization signal of claim 1, wherein the address / memory control clock generation unit 26 includes a synchronization signal included in the video signal based on a synchronization signal provided from the synchronization signal separation unit 18 with respect to the digitally converted video signal. An address / memory control clock is not generated in the interval, and the digital video storage means (28) does not store a synchronization signal of the digitally converted video signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930022592A 1993-10-28 1993-10-28 Digital still image storage apparatus for disc reproducing system KR970010138B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930022592A KR970010138B1 (en) 1993-10-28 1993-10-28 Digital still image storage apparatus for disc reproducing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930022592A KR970010138B1 (en) 1993-10-28 1993-10-28 Digital still image storage apparatus for disc reproducing system

Publications (2)

Publication Number Publication Date
KR950012423A true KR950012423A (en) 1995-05-16
KR970010138B1 KR970010138B1 (en) 1997-06-21

Family

ID=19366797

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930022592A KR970010138B1 (en) 1993-10-28 1993-10-28 Digital still image storage apparatus for disc reproducing system

Country Status (1)

Country Link
KR (1) KR970010138B1 (en)

Also Published As

Publication number Publication date
KR970010138B1 (en) 1997-06-21

Similar Documents

Publication Publication Date Title
US4703369A (en) Video format signal recording and reproducing method
KR960011945A (en) Digital processing equipment
JPS6043707B2 (en) phase conversion device
US4853781A (en) Video format signal processing system
US5452022A (en) Image signal storage device for a still video apparatus
US5155600A (en) Video disk playback apparatus
KR950012423A (en) Digital still image memory device in disc playback system
KR920015857A (en) Video signal recording device of electronic camera
KR900008244Y1 (en) Recording and reproducing circuit of magnetic recording and reproducing apparatus
KR900010741A (en) Video signal recorder
KR920013266A (en) Error correction circuit during variable speed playback in the Double Azimuth 4-head VTR
KR920000400B1 (en) Image storage device
KR960038757A (en) Image signal processing device for skew compensation and noise reduction
KR100200806B1 (en) Time base correction circuit
JP2517060B2 (en) Video signal processing device
US4901119A (en) Video signal recording and/or reproducing apparatus
JP3156448B2 (en) Time axis correction device
KR100191207B1 (en) Apparatus for recording and playing image signal
JP3263887B2 (en) Write clock generator in TBC system
KR970005642B1 (en) Variable speed data recording and reproducing circuit of vcr
JP2845474B2 (en) Color video signal time axis correction device
KR970002191B1 (en) A record reproduction device with function of music acompany and its reproduction method
KR930014499A (en) Time axis correction circuit of video signal
KR940000463B1 (en) Time base error compensation apparatus
JP3263890B2 (en) Synchronous signal extraction device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20081001

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee