KR960015269A - 파이프라인 처리가 가능한 데이타 전송장치 - Google Patents

파이프라인 처리가 가능한 데이타 전송장치 Download PDF

Info

Publication number
KR960015269A
KR960015269A KR1019950034106A KR19950034106A KR960015269A KR 960015269 A KR960015269 A KR 960015269A KR 1019950034106 A KR1019950034106 A KR 1019950034106A KR 19950034106 A KR19950034106 A KR 19950034106A KR 960015269 A KR960015269 A KR 960015269A
Authority
KR
South Korea
Prior art keywords
data transfer
transfer device
pipelined data
pipelined
transfer
Prior art date
Application number
KR1019950034106A
Other languages
English (en)
Other versions
KR100216113B1 (ko
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of KR960015269A publication Critical patent/KR960015269A/ko
Application granted granted Critical
Publication of KR100216113B1 publication Critical patent/KR100216113B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Advance Control (AREA)
  • Memory System (AREA)
  • Information Transfer Systems (AREA)
KR1019950034106A 1994-10-06 1995-10-05 파이프라인 처리가 가능한 데이타 전송장치 KR100216113B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP94-242658 1994-10-06
JP6242658A JPH08106413A (ja) 1994-10-06 1994-10-06 データ処理装置，データ転送方法及びメモリ装置

Publications (2)

Publication Number Publication Date
KR960015269A true KR960015269A (ko) 1996-05-22
KR100216113B1 KR100216113B1 (ko) 1999-08-16

Family

ID=17092321

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950034106A KR100216113B1 (ko) 1994-10-06 1995-10-05 파이프라인 처리가 가능한 데이타 전송장치

Country Status (4)

Country Link
US (1) US5835790A (ko)
JP (1) JPH08106413A (ko)
KR (1) KR100216113B1 (ko)
IT (1) IT1275781B1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100279874B1 (ko) * 1998-02-18 2001-03-02 구자홍 브라운관용편향요크

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5964866A (en) * 1996-10-24 1999-10-12 International Business Machines Corporation Elastic self-timed interface for data flow elements embodied as selective bypass of stages in an asynchronous microprocessor pipeline
JPH10188556A (ja) * 1996-12-20 1998-07-21 Fujitsu Ltd 半導体記憶装置
US5901086A (en) * 1996-12-26 1999-05-04 Motorola, Inc. Pipelined fast-access floating gate memory architecture and method of operation
KR100351889B1 (ko) * 1998-11-13 2002-11-18 주식회사 하이닉스반도체 카스(cas)레이턴시(latency) 제어 회로
JP4467727B2 (ja) * 2000-07-24 2010-05-26 キヤノン株式会社 電子機器の接続方法およびその電子機器およびその動作処理プログラムを記憶した記憶媒体
TW201012130A (en) * 2008-09-08 2010-03-16 Brainchild Electronic Co Ltd Remote communication method of a network and system thereof
KR101100228B1 (ko) * 2011-05-25 2011-12-28 엘지전자 주식회사 조명 시스템 및 조명 시스템에서의 주소 설정, 관리 및 제어 방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4058773A (en) * 1976-03-15 1977-11-15 Burroughs Corporation Asynchronous self timed queue
JPH0373495A (ja) * 1989-02-15 1991-03-28 Ricoh Co Ltd 半導体メモリ装置
US5121003A (en) * 1990-10-10 1992-06-09 Hal Computer Systems, Inc. Zero overhead self-timed iterative logic
JP3100622B2 (ja) * 1990-11-20 2000-10-16 沖電気工業株式会社 同期型ダイナミックｒａｍ
US5208490A (en) * 1991-04-12 1993-05-04 Hewlett-Packard Company Functionally complete family of self-timed dynamic logic circuits
US5329176A (en) * 1991-04-12 1994-07-12 Hewlett-Packard Company Self-timed clocking system and method for self-timed dynamic logic circuits
US5386585A (en) * 1993-02-03 1995-01-31 Intel Corporation Self-timed data pipeline apparatus using asynchronous stages having toggle flip-flops

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100279874B1 (ko) * 1998-02-18 2001-03-02 구자홍 브라운관용편향요크

Also Published As

Publication number Publication date
ITMI952002A1 (it) 1997-03-29
JPH08106413A (ja) 1996-04-23
IT1275781B1 (it) 1997-10-17
ITMI952002A0 (ko) 1995-09-29
KR100216113B1 (ko) 1999-08-16
US5835790A (en) 1998-11-10

Similar Documents

Publication Publication Date Title
DE69724554D1 (de) Datenübertragungsmechanismus
DE69518199T2 (de) Sicheres Datenübertragungsverfahren
DE69627404D1 (de) Datenübertragungsgerät
DE69523984T2 (de) Datenübertragungssystem
DE69534095D1 (de) Datenübertragungssystem
DE69733162D1 (de) Datenübertragungssystem
ATA199095A (de) Datenübertragungsverfahren
DE69834391D1 (de) Datentransferverfahren
DE69527291D1 (de) Schnelles datenübertragungssystem
DE69515539D1 (de) Datenumsetzungsvorrichtung
DE59602432D1 (de) Übergabevorrichtung
DE69725232D1 (de) Datenübertragungsgerät
DE69517870T2 (de) Datenverarbeitungsvorrichtung
NL1001160C2 (nl) Overdrachtsinrichting.
KR960015269A (ko) 파이프라인 처리가 가능한 데이타 전송장치
DE69527245D1 (de) Datenübertragungsgerät
DE69716544T2 (de) Übertragungsvorrichtung
DE69426562T2 (de) Transfereinrichtung
DE69523553T2 (de) Figuren-datenübertragungssystem
NO961248D0 (no) Anordning for dataoverföring
FI962098A0 (fi) Tietojenkäsittelylaite
DE9416294U1 (de) Übergabevorrichtung
KR950025917U (ko) 디바이스 이송장치
DE69933060D1 (de) Datenübertragungsgerät
DE59602448D1 (de) Übergabevorrichtung

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030523

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee