KR950022755A - Method for measuring transmission efficiency of exchange system and its device - Google Patents

Method for measuring transmission efficiency of exchange system and its device Download PDF

Info

Publication number
KR950022755A
KR950022755A KR1019930032170A KR930032170A KR950022755A KR 950022755 A KR950022755 A KR 950022755A KR 1019930032170 A KR1019930032170 A KR 1019930032170A KR 930032170 A KR930032170 A KR 930032170A KR 950022755 A KR950022755 A KR 950022755A
Authority
KR
South Korea
Prior art keywords
test data
specific pattern
signal
circulated
outputting
Prior art date
Application number
KR1019930032170A
Other languages
Korean (ko)
Other versions
KR960016665B1 (en
Inventor
이진호
Original Assignee
정장호
엘지정보통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정장호, 엘지정보통신 주식회사 filed Critical 정장호
Priority to KR1019930032170A priority Critical patent/KR960016665B1/en
Publication of KR950022755A publication Critical patent/KR950022755A/en
Application granted granted Critical
Publication of KR960016665B1 publication Critical patent/KR960016665B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/22—Arrangements for supervision, monitoring or testing
    • H04M3/26—Arrangements for supervision, monitoring or testing with means for applying test signals or for measuring
    • H04M3/28—Automatic routine testing ; Fault testing; Installation testing; Test methods, test equipment or test arrangements therefor
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/08—Indicating faults in circuits or apparatus
    • H04M3/10—Providing fault- or trouble-signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q1/00—Details of selecting apparatus or arrangements
    • H04Q1/18—Electrical details
    • H04Q1/20—Testing circuits or apparatus; Circuits or apparatus for detecting, indicating, or signalling faults or troubles
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M2201/00—Electronic components, circuits, software, systems or apparatus used in telephone systems
    • H04M2201/22—Synchronisation circuits

Abstract

본 발명은 전전자 교환기 시스템에 관한 것으로, 동일한 두개의 특정 패턴의 시험 데이타 신호를 발생시켜 피측정수단을 순환시킨 특정패턴의 시험 데이타 신호와 이 특정패턴의 시험데이타에 의해 발생된 인에이블에 따라 발생된 다른 하나의 특정 패턴의 시험 데이타를 비교하여 디지탈 경로의 전송효율과 에러 발생을 검출하도록 한 것이다.The present invention relates to an electronic switching system, according to the test data signal of a specific pattern in which the test data signal of the same two specific patterns are generated and circulated under the measurement means and the enable generated by the test data of this specific pattern. The test data of another specific pattern generated is compared to detect transmission efficiency and error occurrence of the digital path.

본 발명은 연속적인 시험데이타의 비교로 고속의 전송효율을 측정할 수 있다.The present invention can measure the high speed transmission efficiency by comparing the continuous test data.

Description

교환기 시스템의 전송효율 측정방법 및 그 장치.Method and apparatus for measuring transmission efficiency of exchange system.

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따른 교환기 시스템의 전송효율 측정장치 구성 블럭도,2 is a block diagram of a transmission efficiency measuring apparatus of an exchange system according to the present invention;

제3도는 제2도에 도시된 동기조절부의 상세회로도.3 is a detailed circuit diagram of the synchronization controller shown in FIG.

Claims (5)

교환기 시스템에 있어서, 외부로부터 인가되는 스타트신호에 의해 제1특정패턴의 시험데이타를 발생시켜 피측정수단을 순환시키는 제1단계와, 상기 제1단계 수행 후 순환된 제1특정패턴의 시험데이타를 소정시간 지연시켜 출력하며 이 제1특정패턴의 시험 데이타를 이용하여 인에이블 신호를 발생시키는 제2단계와, 상기 제2단계에서의 인에이블신호에 의해 제2특정패턴의 시험 데이타를 발생시키는 제3단계 및, 상기 제2단계에서 소정 시간 지연된 제1특정패턴의 시험데이타와 상기 제3단계에서 인에이블신호에 의해 발생된 제2특정패턴의 시험데이타를 비교 검출하는 제4단계를 포함하는 것을 특징으로 하는 교환기 시스템의 전송효율 측정방법.In the exchange system, a first step of generating test data of a first specific pattern by a start signal applied from the outside and circulating the measured means, and the test data of the first specific pattern circulated after performing the first step A second step of generating an enable signal using the test data of the first specific pattern and outputting by delaying a predetermined time; and a second step of generating test data of the second specific pattern by the enable signal in the second step. And a fourth step of comparing and detecting test data of the first specific pattern delayed by a predetermined time in the second step and test data of the second specific pattern generated by the enable signal in the third step. Method for measuring the transmission efficiency of the exchange system characterized in that. 제1항에 있어서, 상기 제1단계에서 제1특정패턴의 시험데이타가 상기 피측정수단을 순환할시 소정 시간내에 순환되지 못하여 동기조절수단에 검출되지 않으면 링크 에러신호를 발생시키는 것을 특징으로 하는 교환기 시스템의 전송효율 측정방법.The method of claim 1, wherein in the first step, when the test data of the first specific pattern is not circulated within a predetermined time when the test means is circulated, the link error signal is generated if it is not detected by the synchronization adjusting means. Method of measuring transmission efficiency of exchange system. 교환기 시스템에 있어서, 외부로부터 인가되는 스타트신호에 의해 제1특정패턴의 시험데이타를 출력하는 제1시험데이타발생수단과, 상기 제1시험데이타발생수단으로부터 인가되는 제1특정패턴의 시험데이타를 측정하고자 하는 전송경로로 순환시키는 피측정수단과, 상기 피측정수단을 순환하여 출력되는 신호에 의해 인에이블 신호를 발생시키며 상기 순환되어 인가된 제1특정패턴의 시험데이타를 소정시간 지연시키는 동기조절수단과, 상기 동기조절수단으로부터 인가되는 인에이블신호에 의해 제2특정패턴의 시험 데이타를 출력하는 제2시험데이타발생 수단, 및 상기 제2시험데이타발생수단으로부터 출력된 제2특정패턴의 시험데이타와 상기 동기조절수단에 의해 소정클럭지연된 제1특정패턴의 시험데이타를 비교하여 에러를 검출하는 비교 및 에러검출수단을 구비하는 것을 특징으로 하는 교환기 시스템의 측정장치.In the switching system, measuring the first test data generating means for outputting the test data of the first specific pattern by the start signal applied from the outside, and the test data of the first specific pattern applied from the first test data generating means Synchronization control means for generating an enable signal by means of a signal to be circulated to a transmission path and a signal output by circulating the measured means, and delaying a test data of the circulated and applied first specific pattern for a predetermined time. Second test data generating means for outputting test data of a second specific pattern by an enable signal applied from the synchronization adjusting means, and test data of the second specific pattern output from the second test data generating means; A comparison for detecting an error by comparing test data of a first specific pattern delayed by a predetermined clock by the synchronization adjusting means; and Measuring device of the exchange system, it characterized in that it comprises a multiple detection means. 제1항에 있어서, 상기 동기 조절수단은 상기 피측정수단의 전송경로를 순환한 제1특정패턴의 시험데이타를 인가되는 클럭에 따라 병렬로 변환시킨 후 소정 클럭지연시켜 출력시키는 제1쉬프트 레지스터수단과, 상기 제1쉬프트 레지스터수단으로부터 출력되는 신호를 논리연산하는 제1논리게이트수단과, 상기 논리연산되어 인가되는 신호를 외부로 부터 인가되는 클럭에 따라 소정의 클럭신호를 출력하는 제2쉬프트 레지스터수단과, 상기 제1쉬프트 레지스터 수단으로부터 인가되는 병렬 데이타를 상기 제2쉬프트 레지스터수단으로부터 클럭에 따라 소정의 데이타신호를 출력하는 디 플립플롭수단 및 상기 디 플립플롭수단으로부터 인가되는 신호를 논리연산하여 인에이블 신호를 출력하는 제2논리게이트수단을 구비하는 데이타검출수단 및, 상기 피측정수단의 전송경로를 순환한 제1특정패턴의 시험데이타를 소정 클럭지연시키는 지연수단으로 이루어지는 것을 특징으로 하는 교환기시스템의 전송효율 측정장치.The first shift register means according to claim 1, wherein the synchronous adjustment means converts the test data of the first specific pattern circulated through the transmission path of the means to be measured in parallel according to an applied clock and then outputs it by delaying a predetermined clock. And a first logic gate means for performing a logic operation on the signal output from the first shift register means, and a second shift register for outputting a predetermined clock signal according to a clock applied from the outside. Means for performing logical operation on the de-flop means for outputting a predetermined data signal from the second shift register means to the parallel data applied from the first shift register means, and the signal applied from the de flip-flop means. Data detection means having a second logic gate means for outputting an enable signal, and said Transfer efficiency measuring apparatus of the exchange system that comprises a test data in the first specific pattern with a transmission path of rotation defined by means of the delay means for a predetermined clock delay characterized. 제4항에 있어서, 데이타검출수단은 상기 피측정수단으로부터 소정시간내에 전송경로를 순환한 제1특정패턴의 시험데이타의 인가를 감지하지 못할시 링크에러신호를 출력하는 링크에러발생수단을 구비하는 것을 특징으로 하는 교환기시스템의 전송효율 측정장치.5. The data detection means according to claim 4, wherein the data detection means includes a link error generating means for outputting a link error signal when it does not detect the application of the test data of the first specific pattern that has circulated the transmission path within the predetermined time from the measured means. Transmission efficiency measuring apparatus of the exchange system, characterized in that. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930032170A 1993-12-31 1993-12-31 Switching testing device KR960016665B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930032170A KR960016665B1 (en) 1993-12-31 1993-12-31 Switching testing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930032170A KR960016665B1 (en) 1993-12-31 1993-12-31 Switching testing device

Publications (2)

Publication Number Publication Date
KR950022755A true KR950022755A (en) 1995-07-28
KR960016665B1 KR960016665B1 (en) 1996-12-19

Family

ID=19375080

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930032170A KR960016665B1 (en) 1993-12-31 1993-12-31 Switching testing device

Country Status (1)

Country Link
KR (1) KR960016665B1 (en)

Also Published As

Publication number Publication date
KR960016665B1 (en) 1996-12-19

Similar Documents

Publication Publication Date Title
KR940001614A (en) Digital jitter correction method and signal preconditioner
FR2716277B1 (en) Oversampling logic analyzer.
KR100292896B1 (en) Pll jitter measuring method and integrated circuit therewith
KR920004336B1 (en) Synchronousness detection circuit
US4686677A (en) Apparatus and method for detecting time-related faults
JP4782271B2 (en) Semiconductor device testing method and semiconductor device testing equipment
US6691272B2 (en) Testing of high speed DDR interface using single clock edge triggered tester data
KR950022755A (en) Method for measuring transmission efficiency of exchange system and its device
KR100241648B1 (en) Apparatus and method for timing self-timed circuitry
JP2004125573A (en) Multi-strobe device, tester, and adjustment method
US5838172A (en) Timing error detecting circuit
KR100336907B1 (en) Memory testing apparatus
KR950027695A (en) Data transmission device and data transmission method
KR960024426A (en) Microcontroller Test Circuit
JP2001153933A (en) Semiconductor testing device
KR100207652B1 (en) Error detector of tsx in the optical transmitter
KR200222679Y1 (en) Apparatus for selective detecting rising edge and falling edge of input signal
SU1709318A1 (en) Device for checking digital units
KR940020219A (en) Timing verification circuit
JP3329158B2 (en) Bit error measurement circuit
KR100721192B1 (en) Internal test device of semiconductor memory
JPH07151839A (en) Semiconductor testing apparatus
KR970050784A (en) Phase difference detection circuit of color phase error detection device
JP2002372572A (en) Method of detecting change point of signal outputted by semiconductor device, method of testing semiconductor device, device for testing semiconductor device, and time measuring device
JPS59216052A (en) Flaw detector

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19990227

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee