US6336180B1
(en)
|
1997-04-30 |
2002-01-01 |
Canon Kabushiki Kaisha |
Method, apparatus and system for managing virtual memory with virtual-physical mapping
|
US5555387A
(en)
*
|
1995-06-06 |
1996-09-10 |
International Business Machines Corporation |
Method and apparatus for implementing virtual memory having multiple selected page sizes
|
SG45399A1
(en)
*
|
1994-01-12 |
1998-01-16 |
Sun Microsystems Inc |
Logically addressable physical memory for a virtual memory computer system that support multiple page sizes
|
JP3604176B2
(ja)
*
|
1994-09-14 |
2004-12-22 |
株式会社東芝 |
仮想空間管理方法及び分散処理システム
|
US5887190A
(en)
*
|
1995-05-15 |
1999-03-23 |
Nvidia Corporation |
System for determining from a command storing in a storage circuit an application program which has initiated the command to determine an input/output device address
|
US7577782B2
(en)
*
|
1996-02-02 |
2009-08-18 |
Sony Corporation |
Application programming interface for data transfer and bus management over a bus structure
|
US6519268B1
(en)
|
1996-03-07 |
2003-02-11 |
Sony Corporation |
Asynchronous data pipe for automatically managing asynchronous data transfers between an application and a bus structure
|
US5873123A
(en)
*
|
1996-06-25 |
1999-02-16 |
International Business Machines Corporation |
Processor and method for translating a nonphysical address into a physical address utilizing a selectively nonsequential search of page table entries
|
US5855013A
(en)
*
|
1996-07-01 |
1998-12-29 |
Sun Microsystems, Inc. |
Method and apparatus for creating and maintaining a computer database utilizing a multi-purpose data format
|
US5930827A
(en)
*
|
1996-12-02 |
1999-07-27 |
Intel Corporation |
Method and apparatus for dynamic memory management by association of free memory blocks using a binary tree organized in an address and size dependent manner
|
AUPO648397A0
(en)
|
1997-04-30 |
1997-05-22 |
Canon Information Systems Research Australia Pty Ltd |
Improvements in multiprocessor architecture operation
|
US6088780A
(en)
*
|
1997-03-31 |
2000-07-11 |
Institute For The Development Of Emerging Architecture, L.L.C. |
Page table walker that uses at least one of a default page size and a page size selected for a virtual address space to position a sliding field in a virtual address
|
US6012132A
(en)
*
|
1997-03-31 |
2000-01-04 |
Intel Corporation |
Method and apparatus for implementing a page table walker that uses a sliding field in the virtual addresses to identify entries in a page table
|
US6182201B1
(en)
*
|
1997-04-14 |
2001-01-30 |
International Business Machines Corporation |
Demand-based issuance of cache operations to a system bus
|
US6272257B1
(en)
|
1997-04-30 |
2001-08-07 |
Canon Kabushiki Kaisha |
Decoder of variable length codes
|
AUPO647997A0
(en)
|
1997-04-30 |
1997-05-22 |
Canon Information Systems Research Australia Pty Ltd |
Memory controller architecture
|
US6289138B1
(en)
|
1997-04-30 |
2001-09-11 |
Canon Kabushiki Kaisha |
General image processor
|
US6414687B1
(en)
|
1997-04-30 |
2002-07-02 |
Canon Kabushiki Kaisha |
Register setting-micro programming system
|
US6061749A
(en)
|
1997-04-30 |
2000-05-09 |
Canon Kabushiki Kaisha |
Transformation of a first dataword received from a FIFO into an input register and subsequent dataword from the FIFO into a normalized output dataword
|
US6707463B1
(en)
|
1997-04-30 |
2004-03-16 |
Canon Kabushiki Kaisha |
Data normalization technique
|
US6249853B1
(en)
|
1997-06-25 |
2001-06-19 |
Micron Electronics, Inc. |
GART and PTES defined by configuration registers
|
US6282625B1
(en)
|
1997-06-25 |
2001-08-28 |
Micron Electronics, Inc. |
GART and PTES defined by configuration registers
|
US6069638A
(en)
*
|
1997-06-25 |
2000-05-30 |
Micron Electronics, Inc. |
System for accelerated graphics port address remapping interface to main memory
|
US6112285A
(en)
*
|
1997-09-23 |
2000-08-29 |
Silicon Graphics, Inc. |
Method, system and computer program product for virtual memory support for managing translation look aside buffers with multiple page size support
|
US6182089B1
(en)
|
1997-09-23 |
2001-01-30 |
Silicon Graphics, Inc. |
Method, system and computer program product for dynamically allocating large memory pages of different sizes
|
US7071946B2
(en)
*
|
1997-12-30 |
2006-07-04 |
Micron Technology, Inc. |
Accelerated graphics port for a multiple memory controller computer system
|
US6157398A
(en)
|
1997-12-30 |
2000-12-05 |
Micron Technology, Inc. |
Method of implementing an accelerated graphics port for a multiple memory controller computer system
|
US6252612B1
(en)
|
1997-12-30 |
2001-06-26 |
Micron Electronics, Inc. |
Accelerated graphics port for multiple memory controller computer system
|
US6108733A
(en)
*
|
1998-01-20 |
2000-08-22 |
Micron Technology, Inc. |
Method for extending the available number of configuration registers
|
US6243775B1
(en)
|
1998-01-20 |
2001-06-05 |
Micron Technology, Inc. |
System for extending the available number of configuration registers
|
US6272576B1
(en)
|
1998-01-20 |
2001-08-07 |
Micron Technology, Inc. |
Method for extending the available number of configuration registers
|
US6185655B1
(en)
*
|
1998-01-22 |
2001-02-06 |
Bull, S.A. |
Computer system with distributed data storing
|
US6594701B1
(en)
|
1998-08-04 |
2003-07-15 |
Microsoft Corporation |
Credit-based methods and systems for controlling data flow between a sender and a receiver with reduced copying of data
|
US6321276B1
(en)
*
|
1998-08-04 |
2001-11-20 |
Microsoft Corporation |
Recoverable methods and systems for processing input/output requests including virtual memory addresses
|
US6535867B1
(en)
*
|
1999-09-29 |
2003-03-18 |
Christopher J. F. Waters |
System and method for accessing external memory using hash functions in a resource limited device
|
US6625715B1
(en)
*
|
1999-12-30 |
2003-09-23 |
Intel Corporation |
System and method for translation buffer accommodating multiple page sizes
|
US6480950B1
(en)
*
|
2000-01-24 |
2002-11-12 |
Oracle International Corporation |
Software paging system
|
US6549997B2
(en)
*
|
2001-03-16 |
2003-04-15 |
Fujitsu Limited |
Dynamic variable page size translation of addresses
|
US6938144B2
(en)
*
|
2001-03-22 |
2005-08-30 |
Matsushita Electric Industrial Co., Ltd. |
Address conversion unit for memory device
|
US7007152B2
(en)
*
|
2001-12-28 |
2006-02-28 |
Storage Technology Corporation |
Volume translation apparatus and method
|
US20040024729A1
(en)
*
|
2002-07-30 |
2004-02-05 |
Worley John S. |
Method and system for storing sparse data in memory and accessing stored sparse data
|
US7617249B2
(en)
*
|
2003-09-06 |
2009-11-10 |
Oracle International Corporation |
Method and system of handling document operation requests on documents having large collections with constrained memory
|
US7076632B2
(en)
*
|
2003-10-16 |
2006-07-11 |
International Business Machines Corporation |
Fast paging of a large memory block
|
US7296139B1
(en)
|
2004-01-30 |
2007-11-13 |
Nvidia Corporation |
In-memory table structure for virtual address translation system with translation units of variable range size
|
US7334108B1
(en)
|
2004-01-30 |
2008-02-19 |
Nvidia Corporation |
Multi-client virtual address translation system with translation units of variable-range size
|
US7278008B1
(en)
|
2004-01-30 |
2007-10-02 |
Nvidia Corporation |
Virtual address translation system with caching of variable-range translation clusters
|
US7418582B1
(en)
|
2004-05-13 |
2008-08-26 |
Sun Microsystems, Inc. |
Versatile register file design for a multi-threaded processor utilizing different modes and register windows
|
US7739577B2
(en)
*
|
2004-06-03 |
2010-06-15 |
Inphase Technologies |
Data protection system
|
US7937525B2
(en)
*
|
2004-06-25 |
2011-05-03 |
Intel Corporation |
Method and apparatus for decoding a virtual machine control structure identification
|
US7509484B1
(en)
|
2004-06-30 |
2009-03-24 |
Sun Microsystems, Inc. |
Handling cache misses by selectively flushing the pipeline
|
US7290116B1
(en)
*
|
2004-06-30 |
2007-10-30 |
Sun Microsystems, Inc. |
Level 2 cache index hashing to avoid hot spots
|
US7571284B1
(en)
|
2004-06-30 |
2009-08-04 |
Sun Microsystems, Inc. |
Out-of-order memory transactions in a fine-grain multithreaded/multi-core processor
|
US7543132B1
(en)
|
2004-06-30 |
2009-06-02 |
Sun Microsystems, Inc. |
Optimizing hardware TLB reload performance in a highly-threaded processor with multiple page sizes
|
US7519796B1
(en)
|
2004-06-30 |
2009-04-14 |
Sun Microsystems, Inc. |
Efficient utilization of a store buffer using counters
|
US7366829B1
(en)
|
2004-06-30 |
2008-04-29 |
Sun Microsystems, Inc. |
TLB tag parity checking without CAM read
|
KR100706242B1
(ko)
*
|
2005-02-07 |
2007-04-11 |
삼성전자주식회사 |
메모리 시스템 및 그것의 런 단위 어드레스 매핑 테이블 구성 방법
|
US7616218B1
(en)
*
|
2005-12-05 |
2009-11-10 |
Nvidia Corporation |
Apparatus, system, and method for clipping graphics primitives
|
US7610464B2
(en)
*
|
2006-02-22 |
2009-10-27 |
Sony Computer Entertainment Inc. |
Methods and apparatus for providing independent logical address space and access management
|
WO2007132453A2
(en)
|
2006-05-12 |
2007-11-22 |
Anobit Technologies Ltd. |
Distortion estimation and cancellation in memory devices
|
WO2007132457A2
(en)
|
2006-05-12 |
2007-11-22 |
Anobit Technologies Ltd. |
Combined distortion estimation and error correction coding for memory devices
|
WO2007132456A2
(en)
|
2006-05-12 |
2007-11-22 |
Anobit Technologies Ltd. |
Memory device with adaptive capacity
|
US20080028181A1
(en)
*
|
2006-07-31 |
2008-01-31 |
Nvidia Corporation |
Dedicated mechanism for page mapping in a gpu
|
US8352709B1
(en)
|
2006-09-19 |
2013-01-08 |
Nvidia Corporation |
Direct memory access techniques that include caching segmentation data
|
US8347064B1
(en)
|
2006-09-19 |
2013-01-01 |
Nvidia Corporation |
Memory access techniques in an aperture mapped memory space
|
US8543792B1
(en)
|
2006-09-19 |
2013-09-24 |
Nvidia Corporation |
Memory access techniques including coalesing page table entries
|
US8601223B1
(en)
|
2006-09-19 |
2013-12-03 |
Nvidia Corporation |
Techniques for servicing fetch requests utilizing coalesing page table entries
|
US7546439B1
(en)
*
|
2006-09-22 |
2009-06-09 |
Sun Microsystems, Inc. |
System and method for managing copy-on-write faults and change-protection
|
US7549035B1
(en)
*
|
2006-09-22 |
2009-06-16 |
Sun Microsystems, Inc. |
System and method for reference and modification tracking
|
US7472253B1
(en)
*
|
2006-09-22 |
2008-12-30 |
Sun Microsystems, Inc. |
System and method for managing table lookaside buffer performance
|
US8700883B1
(en)
|
2006-10-24 |
2014-04-15 |
Nvidia Corporation |
Memory access techniques providing for override of a page table
|
US8707011B1
(en)
*
|
2006-10-24 |
2014-04-22 |
Nvidia Corporation |
Memory access techniques utilizing a set-associative translation lookaside buffer
|
WO2008053472A2
(en)
|
2006-10-30 |
2008-05-08 |
Anobit Technologies Ltd. |
Reading memory cells using multiple thresholds
|
US8533425B1
(en)
|
2006-11-01 |
2013-09-10 |
Nvidia Corporation |
Age based miss replay system and method
|
US8706975B1
(en)
|
2006-11-01 |
2014-04-22 |
Nvidia Corporation |
Memory access management block bind system and method
|
US8504794B1
(en)
|
2006-11-01 |
2013-08-06 |
Nvidia Corporation |
Override system and method for memory access management
|
US8607008B1
(en)
|
2006-11-01 |
2013-12-10 |
Nvidia Corporation |
System and method for independent invalidation on a per engine basis
|
US8347065B1
(en)
|
2006-11-01 |
2013-01-01 |
Glasco David B |
System and method for concurrently managing memory access requests
|
US8700865B1
(en)
|
2006-11-02 |
2014-04-15 |
Nvidia Corporation |
Compressed data access system and method
|
US8151163B2
(en)
|
2006-12-03 |
2012-04-03 |
Anobit Technologies Ltd. |
Automatic defect management in memory devices
|
US8151166B2
(en)
|
2007-01-24 |
2012-04-03 |
Anobit Technologies Ltd. |
Reduction of back pattern dependency effects in memory devices
|
US8369141B2
(en)
|
2007-03-12 |
2013-02-05 |
Apple Inc. |
Adaptive estimation of memory cell read thresholds
|
US7957951B2
(en)
*
|
2007-03-16 |
2011-06-07 |
Robert Bosch Gmbh |
Address translation system for use in a simulation environment
|
US8429493B2
(en)
*
|
2007-05-12 |
2013-04-23 |
Apple Inc. |
Memory device with internal signap processing unit
|
US8234545B2
(en)
|
2007-05-12 |
2012-07-31 |
Apple Inc. |
Data storage with incremental redundancy
|
US20090006804A1
(en)
*
|
2007-06-29 |
2009-01-01 |
Seagate Technology Llc |
Bi-level map structure for sparse allocation of virtual storage
|
US8259497B2
(en)
*
|
2007-08-06 |
2012-09-04 |
Apple Inc. |
Programming schemes for multi-level analog memory cells
|
US8174905B2
(en)
|
2007-09-19 |
2012-05-08 |
Anobit Technologies Ltd. |
Programming orders for reducing distortion in arrays of multi-level analog memory cells
|
US8527819B2
(en)
|
2007-10-19 |
2013-09-03 |
Apple Inc. |
Data storage in analog memory cell arrays having erase failures
|
KR101509836B1
(ko)
|
2007-11-13 |
2015-04-06 |
애플 인크. |
멀티 유닛 메모리 디바이스에서의 메모리 유닛의 최적화된 선택
|
US8225181B2
(en)
*
|
2007-11-30 |
2012-07-17 |
Apple Inc. |
Efficient re-read operations from memory devices
|
US8209588B2
(en)
|
2007-12-12 |
2012-06-26 |
Anobit Technologies Ltd. |
Efficient interference cancellation in analog memory cell arrays
|
US8456905B2
(en)
*
|
2007-12-16 |
2013-06-04 |
Apple Inc. |
Efficient data storage in multi-plane memory devices
|
US8156398B2
(en)
|
2008-02-05 |
2012-04-10 |
Anobit Technologies Ltd. |
Parameter estimation based on error correction code parity check equations
|
US8230300B2
(en)
|
2008-03-07 |
2012-07-24 |
Apple Inc. |
Efficient readout from analog memory cells using data compression
|
US8400858B2
(en)
|
2008-03-18 |
2013-03-19 |
Apple Inc. |
Memory device with reduced sense time readout
|
US7930515B2
(en)
*
|
2008-07-29 |
2011-04-19 |
International Business Machines Corporation |
Virtual memory management
|
US7995388B1
(en)
|
2008-08-05 |
2011-08-09 |
Anobit Technologies Ltd. |
Data storage using modified voltages
|
US8169825B1
(en)
|
2008-09-02 |
2012-05-01 |
Anobit Technologies Ltd. |
Reliable data storage in analog memory cells subjected to long retention periods
|
US8949684B1
(en)
|
2008-09-02 |
2015-02-03 |
Apple Inc. |
Segmented data storage
|
US8482978B1
(en)
|
2008-09-14 |
2013-07-09 |
Apple Inc. |
Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
|
US8239734B1
(en)
|
2008-10-15 |
2012-08-07 |
Apple Inc. |
Efficient data storage in storage device arrays
|
US8713330B1
(en)
|
2008-10-30 |
2014-04-29 |
Apple Inc. |
Data scrambling in memory devices
|
US8208304B2
(en)
|
2008-11-16 |
2012-06-26 |
Anobit Technologies Ltd. |
Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N
|
US8248831B2
(en)
|
2008-12-31 |
2012-08-21 |
Apple Inc. |
Rejuvenation of analog memory cells
|
US8397131B1
(en)
|
2008-12-31 |
2013-03-12 |
Apple Inc. |
Efficient readout schemes for analog memory cell devices
|
US8924661B1
(en)
|
2009-01-18 |
2014-12-30 |
Apple Inc. |
Memory system including a controller and processors associated with memory devices
|
US8228701B2
(en)
*
|
2009-03-01 |
2012-07-24 |
Apple Inc. |
Selective activation of programming schemes in analog memory cell arrays
|
US8832354B2
(en)
|
2009-03-25 |
2014-09-09 |
Apple Inc. |
Use of host system resources by memory controller
|
US8259506B1
(en)
|
2009-03-25 |
2012-09-04 |
Apple Inc. |
Database of memory read thresholds
|
US8238157B1
(en)
|
2009-04-12 |
2012-08-07 |
Apple Inc. |
Selective re-programming of analog memory cells
|
US8479080B1
(en)
|
2009-07-12 |
2013-07-02 |
Apple Inc. |
Adaptive over-provisioning in memory systems
|
US8495465B1
(en)
|
2009-10-15 |
2013-07-23 |
Apple Inc. |
Error correction coding over multiple memory pages
|
US8677054B1
(en)
|
2009-12-16 |
2014-03-18 |
Apple Inc. |
Memory management schemes for non-volatile memory devices
|
US8694814B1
(en)
|
2010-01-10 |
2014-04-08 |
Apple Inc. |
Reuse of host hibernation storage space by memory controller
|
US8677203B1
(en)
|
2010-01-11 |
2014-03-18 |
Apple Inc. |
Redundant data storage schemes for multi-die memory systems
|
US8694853B1
(en)
|
2010-05-04 |
2014-04-08 |
Apple Inc. |
Read commands for reading interfering memory cells
|
US8862859B2
(en)
*
|
2010-05-07 |
2014-10-14 |
International Business Machines Corporation |
Efficient support of multiple page size segments
|
US8745307B2
(en)
|
2010-05-13 |
2014-06-03 |
International Business Machines Corporation |
Multiple page size segment encoding
|
US8572423B1
(en)
|
2010-06-22 |
2013-10-29 |
Apple Inc. |
Reducing peak current in memory systems
|
US8595591B1
(en)
|
2010-07-11 |
2013-11-26 |
Apple Inc. |
Interference-aware assignment of programming levels in analog memory cells
|
US9104580B1
(en)
|
2010-07-27 |
2015-08-11 |
Apple Inc. |
Cache memory for hybrid disk drives
|
US8767459B1
(en)
|
2010-07-31 |
2014-07-01 |
Apple Inc. |
Data storage in analog memory cells across word lines using a non-integer number of bits per cell
|
US8856475B1
(en)
|
2010-08-01 |
2014-10-07 |
Apple Inc. |
Efficient selection of memory blocks for compaction
|
US8493781B1
(en)
|
2010-08-12 |
2013-07-23 |
Apple Inc. |
Interference mitigation using individual word line erasure operations
|
US8694854B1
(en)
|
2010-08-17 |
2014-04-08 |
Apple Inc. |
Read threshold setting based on soft readout statistics
|
US9021181B1
(en)
|
2010-09-27 |
2015-04-28 |
Apple Inc. |
Memory management for unifying memory cell conditions by using maximum time intervals
|
KR20130014943A
(ko)
*
|
2011-08-01 |
2013-02-12 |
삼성전자주식회사 |
임의의 메모리 집합을 지원하는 메모리 구성 장치 및 방법
|
US10146545B2
(en)
|
2012-03-13 |
2018-12-04 |
Nvidia Corporation |
Translation address cache for a microprocessor
|
US9880846B2
(en)
|
2012-04-11 |
2018-01-30 |
Nvidia Corporation |
Improving hit rate of code translation redirection table with replacement strategy based on usage history table of evicted entries
|
US10241810B2
(en)
|
2012-05-18 |
2019-03-26 |
Nvidia Corporation |
Instruction-optimizing processor with branch-count table in hardware
|
US9058268B1
(en)
|
2012-09-20 |
2015-06-16 |
Matrox Graphics Inc. |
Apparatus, system and method for memory management
|
US20140189310A1
(en)
|
2012-12-27 |
2014-07-03 |
Nvidia Corporation |
Fault detection in instruction translations
|
US10108424B2
(en)
|
2013-03-14 |
2018-10-23 |
Nvidia Corporation |
Profiling code portions to generate translations
|
US11556416B2
(en)
|
2021-05-05 |
2023-01-17 |
Apple Inc. |
Controlling memory readout reliability and throughput by adjusting distance between read thresholds
|
US11847342B2
(en)
|
2021-07-28 |
2023-12-19 |
Apple Inc. |
Efficient transfer of hard data and confidence levels in reading a nonvolatile memory
|