KR950004547A - Manufacturing method of semiconductor device - Google Patents
Manufacturing method of semiconductor device Download PDFInfo
- Publication number
- KR950004547A KR950004547A KR1019930013794A KR930013794A KR950004547A KR 950004547 A KR950004547 A KR 950004547A KR 1019930013794 A KR1019930013794 A KR 1019930013794A KR 930013794 A KR930013794 A KR 930013794A KR 950004547 A KR950004547 A KR 950004547A
- Authority
- KR
- South Korea
- Prior art keywords
- forming
- electrode
- region
- capacitor
- conductive layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
Abstract
본 발명은 반도체 소자의 제조방법에 관한 것으로서, 특히 메모리 소자인 디램(DRAM)에서의 메모리 용량을 증대시키기 위해 제한된 면적내에서 캐패시터 용량을 극대화하도록 한 반도체 소자의 제조방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a semiconductor device, and more particularly, to a method of manufacturing a semiconductor device in which a capacitor capacity is maximized within a limited area in order to increase a memory capacity of a memory device, a DRAM.
이를 위하여 반도체 기판위에 활성 영역과 격리 영역을 정의하고, 상기 격리 영역에 소자격리용 필드 격리막을 형성하고,상기 활성영역에 게이트 절연막, 게이트 전극, 불순물 영역을 차례로 형성하여 트랜지스터를 형성하는 단계와, 상기 격리 영역과 불순물 영역 사이에 소정 깊이 및 폭을 갖는 트랜치를 형성하는 단계와, 상기 트랜치 영역에 불순물 영역과 접하는 부분을 제외한 나머지 부분에 제 1 절연막을 형성하는 단계와, 상기 제 1 절연막 위에 캐패시터 제 1 전극의 제 1 전도층을 형성하는 단계와, 상기 캐패시터 제 1 전극의 제 1 전도층위에 불순물 영역과 접하는 부분을 제외한 나머지 부분에 제 2 절연막을 형성하는 단계와, 상기 제 2 절연막위에 캐패시터의 제 2 전극을 형성하는 단계와, 상기 캐패시터의 제 2 전극위에 제 3 절연막을 형성하는 단계와, 상기 제 3 절연막과 제 1 전도층위에 제 2 전도층을 형성시켜 제 1 전극을 형성하는 단계로 이루어진 것이다.To this end, defining an active region and an isolation region on a semiconductor substrate, forming a field isolation layer for isolation of the device in the isolation region, and forming a transistor by sequentially forming a gate insulating film, a gate electrode, and an impurity region in the active region; Forming a trench having a predetermined depth and width between the isolation region and the impurity region, forming a first insulating layer in the trench region except for a portion in contact with the impurity region, and forming a capacitor on the first insulating layer Forming a first conductive layer of a first electrode, forming a second insulating film over the first conductive layer of the capacitor first electrode except for a portion contacting the impurity region, and forming a capacitor on the second insulating film Forming a second electrode of the capacitor and forming a third insulating film on the second electrode of the capacitor And forming a first electrode by forming a second conductive layer on the third insulating film and the first conductive layer.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명에 따른 반도체 소자의 제조 공정도.2 is a manufacturing process diagram of a semiconductor device according to the present invention.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930013794A KR960015525B1 (en) | 1993-07-21 | 1993-07-21 | Method for manufacturing semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930013794A KR960015525B1 (en) | 1993-07-21 | 1993-07-21 | Method for manufacturing semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950004547A true KR950004547A (en) | 1995-02-18 |
KR960015525B1 KR960015525B1 (en) | 1996-11-15 |
Family
ID=19359693
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930013794A KR960015525B1 (en) | 1993-07-21 | 1993-07-21 | Method for manufacturing semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960015525B1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100630667B1 (en) * | 2000-08-25 | 2006-10-02 | 삼성전자주식회사 | Method of manufacturing capacitor for semiconductor device |
KR101854005B1 (en) | 2014-08-27 | 2018-05-02 | 주식회사 엘지화학 | Liquid Crystal Composition |
-
1993
- 1993-07-21 KR KR1019930013794A patent/KR960015525B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR960015525B1 (en) | 1996-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960039374A (en) | Buried bitline DRAM cell and manufacturing method thereof | |
EP0487739A4 (en) | Method of manufacturing semiconductor device | |
KR940003021A (en) | Semiconductor Memory and Manufacturing Method | |
KR960019727A (en) | Semiconductor memory device and manufacturing method thereof | |
KR940022840A (en) | Memory cell manufacturing method and structure of semiconductor device | |
KR950004547A (en) | Manufacturing method of semiconductor device | |
KR920013728A (en) | Semiconductor Memory and Manufacturing Method | |
KR930009116A (en) | Thin film transistor and its manufacturing method | |
KR930003355A (en) | Manufacturing method of semiconductor device | |
KR970023383A (en) | Semiconductor Memory and Manufacturing Method | |
KR950004563A (en) | Semiconductor Memory Manufacturing Method | |
KR940009624B1 (en) | Structure & manufacturing method of semiconductor memory device | |
KR930006921A (en) | Manufacturing Method and Structure of Semiconductor Memory Device | |
KR930003392A (en) | Semiconductor Memory and Forming Method | |
KR940001395A (en) | DRAM Cell Structure and Manufacturing Method | |
KR920015566A (en) | Memory Cell Manufacturing Method | |
KR970053889A (en) | Capacitor Manufacturing Method | |
KR900019020A (en) | Manufacturing Method of Semiconductor Random Access Memory 쎌 | |
KR970008606A (en) | Semiconductor memory cell and manufacturing method | |
KR950021610A (en) | Semiconductor device and manufacturing method thereof | |
KR970003965A (en) | Method for forming charge storage electrode of capacitor | |
KR970024205A (en) | DRAM manufacturing method of semiconductor device | |
KR930003362A (en) | Semiconductor memory device and manufacturing method thereof | |
KR950021664A (en) | SRAM Manufacturing Method with Increased SRAM Capacitance | |
KR950021647A (en) | DRAM Cell Formation Method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20091028 Year of fee payment: 14 |
|
LAPS | Lapse due to unpaid annual fee |