KR950002251A - Variable length code decoding device - Google Patents

Variable length code decoding device Download PDF

Info

Publication number
KR950002251A
KR950002251A KR1019930012112A KR930012112A KR950002251A KR 950002251 A KR950002251 A KR 950002251A KR 1019930012112 A KR1019930012112 A KR 1019930012112A KR 930012112 A KR930012112 A KR 930012112A KR 950002251 A KR950002251 A KR 950002251A
Authority
KR
South Korea
Prior art keywords
variable length
code
signal
value
length
Prior art date
Application number
KR1019930012112A
Other languages
Korean (ko)
Other versions
KR960011111B1 (en
Inventor
김영준
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019930012112A priority Critical patent/KR960011111B1/en
Publication of KR950002251A publication Critical patent/KR950002251A/en
Application granted granted Critical
Publication of KR960011111B1 publication Critical patent/KR960011111B1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/40Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3084Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction using adaptive string matching, e.g. the Lempel-Ziv method

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

본 발명은 가변길이 부호화된 영상신호를 가변길이 복호화 하는데 있어서 그 처리속도를 증진시킴과 동시에 데이타를 처리하는 장치를 간소화하기 위한 것으로, 버퍼에 저장된 가변길이 부호화된 데이타신호를 독취신호 발생수단으로부터의 제어신호에 따라 출력하여 신호처리수단을 통해 처리한 다음 복호테이블 수단을 통해 가변길이 복호화하는 가변길이 복호화장치에 있어서, 신호처리수단은, 클럭신호에 동기되어 버퍼로부터 출력되는 가변길이부호 데이타신호를 래치하는 제1래치수단과, 버퍼로부터 출력되는 가변길이부호 데이타신호를 하위비트로 하고, 제1래치수단으로부터의 래치된 가변길이부호 데이타 신호를 상위비트로 하여, 일측에 접속된 제2래치수단으로부터의 시프트값에 의거하여 시프트되는 가변길이부호 데이타신호를 복호 테이블에 출력하는 베렐시프트부와, 복수의 비트라인을 통해 부호길이 테이블로부터 입력된 부호길이값과 이전의 부호길이값에 따라 다음 가변길이부호에 대한 시프트값을 할당하고, 갱신된 부호길이값이 가변길이 부호의 부호길이값 이상일때 독취신호 발생수단으로 캐리를 출력하는 가산수단과, 가산수단의 갱신된 부호 길이값을 클럭신호에 동기되어 베렐시프터부에 시프트값으로 출력하는 제2래치수단으로 구성한 것이다.The present invention aims to increase the processing speed in variable length decoding of a variable length coded video signal and to simplify an apparatus for processing data, wherein the variable length coded data signal stored in a buffer is read from the read signal generating means. A variable length decoding apparatus for outputting in accordance with a control signal, processing the signal through a signal processing means, and then performing variable length decoding using a decoding table means, wherein the signal processing means is configured to output a variable length code data signal output from a buffer in synchronization with a clock signal. The first latch means for latching and the variable length code data signal output from the buffer are the lower bits, and the latched variable length code data signal from the first latch means is the upper bit, and the second latch means connected to one side is connected. Decode the variable length code data signal shifted based on the shift value And a shift value for the next variable length code according to the code length value and the previous code length value inputted from the code length table through a plurality of bit lines and a plurality of bit lines. Addition means for outputting a carry to the read signal generating means when the code length value of the variable length code is equal to or greater than the code length value; and second latch means for outputting the updated code length value of the addition means as a shift value to the bevel shifter in synchronization with a clock signal. It is made up.

Description

가변길이부호 복호화장치Variable length code decoding device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 가변길이부호 복호화장치의 블럭 구성도, 제2 및 제3도는 제1도에 도시된 본 발명의 가변길이부호 복호화장치에 채용되는 베렐시프터의 흐름도와 타이밍도.1 is a block diagram of a variable length code decoding apparatus according to the present invention, and FIGs. 2 and 3 are flowcharts and timing diagrams of a berel shifter employed in the variable length code decoding apparatus of the present invention shown in FIG.

Claims (2)

버퍼에 저장된 가변길이 부호화된 데이타신호를 독취신호 발생수단으로부터의 제어신호에 따라 출력하여 신호처리수단을 통해 처리한 다음 부호어 테이블, 부호길이 테이블 및 부호어 테이블로 구성된 복호테이블수단을 통해 가변길이 복호화하는 가변길이 복호화장치에 있어서, 상기 신호처리수단은, 클럭신호에 동기되어 상기 버퍼로부터 출력되는 가변길이부호 데이타신호를 래치하는 제1래치수단과; 상기 버퍼로부터 출력되는 상기 가변길이부호 데이타신호를 하위비트로 하고, 상기 제1래치수단으로부터의 래치된 가변길이부호 데이타 신호를 상위비트로 하여, 일측에 접속된 제2래치수단으로부터의 시프트값에 의거하여 시프트되는 가변길이부호 데이타신호를 상기 복호테이블에 출력하는 베렐시프터부와; 복수의 비트라인을 통해 상기 부호길이 테이블로부터 입력된 부호길이값과 이전의 부호길이값에 따라 다음 가변길이부호에 대한 시프트값을 할당하고, 갱신된 부호길이값이 가변길이 부호의 부호화길이값 이상일때 상기 독취신호 발생수단으로 캐리를 출력하는 가산수단과; 상기 가산수단의 갱신된 부호길이값을 상기 클럭신호에 동기되어 상기 베렐시프터부에 시프트값으로 출력하는 제2래치수단으로 이루어진 것을 특징으로 하는 가변길이부호 복호화장치.The variable-length coded data signal stored in the buffer is output in accordance with the control signal from the read signal generating means, processed by the signal processing means, and then variable length through the decode table means consisting of a codeword table, a code length table and a codeword table. A variable length decoding apparatus for decoding, the signal processing means comprising: first latch means for latching a variable length code data signal output from the buffer in synchronization with a clock signal; The variable length code data signal outputted from the buffer is a lower bit, and the latched variable length code data signal from the first latch means is an upper bit and based on a shift value from the second latch means connected to one side. A berel shifter unit for outputting a shifted variable length code data signal to the decoding table; Assigns a shift value for the next variable length code according to a code length value input from the code length table and a previous code length value through a plurality of bit lines, and the updated code length value is equal to or greater than the encoding length value of the variable length code. Adding means for outputting a carry to said read signal generating means; And second latch means for outputting the updated code length value of said adding means in synchronism with said clock signal to said bevel shifter portion as a shift value. 제1항에 있어서, 상기 복수의 비트라인은 5개의 비트라인인 것을 특징으로 하는 가변길이부호 복호화장치.The variable length code decoding apparatus of claim 1, wherein the plurality of bit lines are five bit lines. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930012112A 1993-06-30 1993-06-30 Variable length decoder of digital image signal KR960011111B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930012112A KR960011111B1 (en) 1993-06-30 1993-06-30 Variable length decoder of digital image signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930012112A KR960011111B1 (en) 1993-06-30 1993-06-30 Variable length decoder of digital image signal

Publications (2)

Publication Number Publication Date
KR950002251A true KR950002251A (en) 1995-01-04
KR960011111B1 KR960011111B1 (en) 1996-08-20

Family

ID=19358346

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930012112A KR960011111B1 (en) 1993-06-30 1993-06-30 Variable length decoder of digital image signal

Country Status (1)

Country Link
KR (1) KR960011111B1 (en)

Also Published As

Publication number Publication date
KR960011111B1 (en) 1996-08-20

Similar Documents

Publication Publication Date Title
KR920011266A (en) Digital transmission and reception method and apparatus
KR970025145A (en) High speed variable length decoding device
KR950024069A (en) Variable length code decoding device
KR900701101A (en) Variable-length encoded data decoding device
BR9713729A (en) Multi-level encoding
KR960036749A (en) Variable-length decoding device
KR910003504A (en) Digital signal processing circuit
KR870008447A (en) Decode Device of Blocked Transmission Signal
KR900017292A (en) Digital modulation method
KR940017121A (en) Variable length code decoding device
KR850002716A (en) Pulse Code Modulated Translator
KR950002251A (en) Variable length code decoding device
KR960020495A (en) Variable length decoding device
KR960036748A (en) Variable-length decoding device
KR930017446A (en) Motion picture signal coding device
KR0164097B1 (en) Apparatus and method for parallel input/serial output
KR0125126B1 (en) High-speed apparatus for decoding variable length code
KR960003417A (en) Variable length decoding circuit
KR0125125B1 (en) High-speed apparatus for decoding variable length code
KR0121104B1 (en) Variable length corder
KR970013793A (en) Device for decoding fixed length code
US3460112A (en) Magnetic domain propagation device
KR960009729A (en) High speed variable length code decoding device
KR940024594A (en) Variable length decoding device using partial code conversion
KR970019260A (en) A high-speed parallel block encoder

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120801

Year of fee payment: 17

EXPY Expiration of term