KR940008507A - Standard and European dropout compensation method and compensation circuit - Google Patents

Standard and European dropout compensation method and compensation circuit Download PDF

Info

Publication number
KR940008507A
KR940008507A KR1019920015811A KR920015811A KR940008507A KR 940008507 A KR940008507 A KR 940008507A KR 1019920015811 A KR1019920015811 A KR 1019920015811A KR 920015811 A KR920015811 A KR 920015811A KR 940008507 A KR940008507 A KR 940008507A
Authority
KR
South Korea
Prior art keywords
dropout
horizontal synchronization
ntsc
synchronization signal
pal
Prior art date
Application number
KR1019920015811A
Other languages
Korean (ko)
Other versions
KR960008998B1 (en
Inventor
안홍조
Original Assignee
윤종영
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤종영, 삼성전자 주식회사 filed Critical 윤종영
Priority to KR92015811A priority Critical patent/KR960008998B1/en
Publication of KR940008507A publication Critical patent/KR940008507A/en
Application granted granted Critical
Publication of KR960008998B1 publication Critical patent/KR960008998B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/79Processing of colour television signals in connection with recording
    • H04N9/87Regeneration of colour television signals
    • H04N9/88Signal drop-out compensation

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Signal Processing For Recording (AREA)

Abstract

본 발명은 레이저 디스크 플레이어의 드롭아웃 보상방법 및 상기 보상방법을 구현하기 위한 드롭아웃 보상호로에 관한 것으로, 재생수평동기신호를 기준으로 하여 드롭아웃이 발생하는 경우 재생수평동기신호가 와야 할 위치의 편차 허용범위까지 기다렸다가 편차의 허용범위 이내에 상기 재생수평동기신호가 들어오면 그대로 재생수평동기신호를 출력하고, 그렇지 않으면 제1가상 수평동기신호를 내보내어 드롭아웃을 보상하는 단계, 상기 제1가상 수평동기신호로 보상하는 경우 정규위치보다 편차허용범위 만큼 더해준 시간을 빼서 제2가상 수평동기신호를 전송함으로써 드롭아웃보상을 하는 단계 및 정규위치대로 드롭아웃보상을 하는 가상 수평동기신호 스위프(sweep)에 의한 드롭아웃을 보상하는 단계를 구비하여 이루어지는 것을 특징으로 한다.The present invention relates to a dropout compensation method of a laser disc player and a dropout compensation arc for implementing the compensation method, wherein a dropout is generated based on a reproduction horizontal synchronization signal. Waiting until the deviation allowable range and outputting the reproduction horizontal synchronization signal as it is when the reproduction horizontal synchronization signal is received within the allowable deviation range, otherwise, sending out a first virtual horizontal synchronization signal to compensate for the dropout, wherein the first virtual horizontal When compensating with the synchronization signal, the second virtual horizontal synchronization signal is transmitted by subtracting the time added by the deviation allowance from the normal position, and the virtual horizontal synchronization signal sweep performs the dropout compensation to the normal position. Compensating for the dropout caused by .

따라서 본 발명의 레이저 디스크 플레이어의DROP OUT 보상방법 및 보상회로도는 NTSC 또는 PAL방식에 모두 적용가능하며 또한 간단한 방법으로 드롭아웃을 정확히 보상함으로써 화질의 개선을 꾀할수 있다.Therefore, the DROP OUT compensation method and the compensation circuit diagram of the laser disk player of the present invention can be applied to both NTSC and PAL methods, and the image quality can be improved by compensating the dropout accurately by a simple method.

Description

표준방식 및 유럽 방식 겸용 드롭아웃 보상방법 및 보상회로Standard and European dropout compensation method and compensation circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 정상적으로 재생된 수평동기신호와 드롭아웃이 발생한 수평동기신호의 파형도.1 is a waveform diagram of a horizontal synchronizing signal reproduced normally and a horizontal synchronizing signal in which dropout occurs.

제2도는 본 발명에 따른 일실시예로서 레이저 디스크 플레이어의 드롭아웃 보상회로.2 is a dropout compensation circuit of a laser disc player according to one embodiment of the present invention.

제3도는 제2도의 레이저 디스크 플레이어의 드롭아웃 보상회로의 출력을 나타내는 파형도.FIG. 3 is a waveform diagram showing the output of the dropout compensation circuit of the laser disk player of FIG.

Claims (7)

NTSC 및 PAL방식 겸용 드롭아웃 보상방법에 있어서, 재생 수평동기신호를 기준으로 하여 재생 수평동기신호가 와야할 위치의 편차 허용범위까지 기다렸다가 편차 허용범위 이내에 상기 재생수평동기신호가 들어오면 그대로 재생수평동기신호를 출력하고, 드롭아웃이 발생하여 편차 허용범위 이내에 상기 재생수평동기신호가 들어 오지 않으면 제1가상 수평동기신호를 내보내어 드롭아웃을 보상하는 단계, 상기 제1가상 수평동기신호로 보상하는 경우 정규위치보다 편차허용범위 만큼 더해준 시간을 빼서 제2가상 수평동기신호를 전송함으로써 드롭아웃보상을 하는 단계 및 정규위치대로 드롭아웃보상을 하는 가상 수평동기신호 스위프에 의한 드롭아웃을 보상하는 단계를 구비하여 이루어지는 것을 특징으로 하는 NTSC 및 PAL방식 겸용 드롭아웃 보상방법.In the NTSC and PAL dropout compensation method, the playback horizontal synchronization signal is waited for the deviation allowable range of the position where the playback horizontal synchronization signal should come from, and when the reproduction horizontal synchronization signal is received within the deviation allowable range, the playback horizontal synchronization signal remains as it is. Outputting a signal and compensating for the dropout by outputting a first virtual horizontal synchronization signal if the regeneration horizontal synchronization signal does not come within the allowable deviation due to a dropout, and compensating for the dropout by the first virtual horizontal synchronization signal; Compensating the dropout by transmitting the second virtual horizontal synchronization signal by subtracting the time added by the deviation allowable range from the normal position, and compensating the dropout by the virtual horizontal synchronization signal sweep performing the dropout compensation to the normal position. NTSC and PAL combined dropout compensation room characterized in that . NTSC 및 PAL방식 겸용 드롭아웃 보상회로에 있어서, 재생 수평동기신호 인가수단, 가상 수평동기신호 발생수단 및 상기 재생 수평동기신호 인가수단으로 부터 인가된 재생 수평동기신호가 와야할 위치의 편차 허용범위까지 기다렸다가 편차 허용범위 이내에 상기 재생수평동기신호가 들어오면 그대로 재생수평동기신호를 출력하고, 드롭아웃이 발생하여 편차 허용범위이내에 상기 재생수평동기신호가 들어오지 않으면 가상수평동기신호를 내보내어 드롭아웃을 보상하는 수평동기신호 감지 및 출력수단을 구비하여 이루어지는 것을 특징으로 하는 NTSC 및 PAL방식 겸용 드롭아웃 보상밥법.In the NTSC and PAL combined dropout compensation circuit, the reproducing horizontal synchronizing signal applying means, the virtual horizontal synchronizing signal generating means, and the reproducing horizontal synchronizing signal applying means to the deviation allowable range of the position where the applied regenerating horizontal synchronizing signal should come from. Wait for the regeneration horizontal synchronization signal within the deviation allowable range, and output the regeneration horizontal synchronization signal as it is. If the dropout occurs and the reproduction horizontal synchronization signal does not come within the deviation allowance range, the virtual horizontal synchronization signal is sent out to compensate for the dropout. Combined dropout compensation method of NTSC and PAL method characterized in that it comprises a horizontal synchronous signal detection and output means. 제2항에 있어서, 상기 가상 수평동기신호 발생수단은 NTSC방식 도는 PAL방식에 따라 클럭을 발생시키기 위한 클럭발생부, 상기 클럭발생부로부터 발생된 신호를 NTSC방식 또는및 PAL방식에 따라 선택하기 위한 제1선택부, 상기 제1선택부를 통해 선택된 신호를 재생수평동기구간+오차허용범위, 재생수평동기구간-오차허용범위, 및 재생수평동기구간에 따라 선택하기 위한 제2선택부 및 상기 제2선택부를 통하여 선택된 신호가 NTSC방식 이면 제1클럭에 동기시키고, PAL방식이면 제2클럭에 등기시켜 NTSC방식 또는 PAL방식에 따른 정확한 1수평동기구간을 보정하기 위한 지연부를 구비하여 이루어지는 특징으로 하는 NTSC 및 PAL방식 겸용 드롭아웃 보상회로.3. The apparatus of claim 2, wherein the virtual horizontal synchronization signal generating means comprises: a clock generator for generating a clock in accordance with an NTSC scheme or a PAL scheme, and for selecting a signal generated from the clock generator in accordance with an NTSC scheme or a PAL scheme; A first selector, a second selector for selecting a signal selected by the first selector according to a regeneration horizontal driving mechanism + error tolerance range, a regeneration horizontal driving mechanism error tolerance range, and a regeneration horizontal driving mechanism; If the signal selected through the selection unit is NTSC system is synchronized to the first clock, if the PAL method NTSC characterized in that it comprises a delay for correcting the correct horizontal horizontal unit according to the NTSC method or PAL method by registering in the second clock And PAL dropout compensation circuit. 제3항에 있어서, 상기 제1선택부는 NTSC방식 또는 PAL방식 선탤신호 인가부, 상기 클럭발생부로부터 발생된 클럭신호를 카운트하기 위한 메인 카운터, 상기 메인 카운터에서 카운터된 신호를 디코딩하기 위한 디코더 및 상기 디코더에서 디코딩된 값을 상기 NTSC방식 또는 PAL방식 선택신호 인가부로부터 선택신호를 인가받아 NTSC방식 또는 PAL방식에 따라 선택하기 위한 다수의 멀티플렉서를 구비하여 이루어지는 것을 특징으로 하는 NTSC 및 PAL방식 겸용 드롭아웃 보상회로.4. The apparatus of claim 3, wherein the first selector comprises an NTSC or PAL selective signal applying unit, a main counter for counting clock signals generated from the clock generator, a decoder for decoding signals counted in the main counter, Combined drop of NTSC and PAL method characterized in that it comprises a plurality of multiplexer for selecting the value decoded by the decoder in accordance with the NTSC or PAL method by receiving the selection signal from the NTSC or PAL method selection signal applying unit Out compensation circuit. 제3항에 있어서, 상기 제2선택부는 상기 제1선택부에서 다시 재생수평동기간+오차허용범위, 재생수평동기구간-오차허용범위, 재생수평동기구간에 따라 선택하기 위한 멀티플렉서 및 가상수평동기신호를 카운트하여 상기 멀티플렉서에 재생수평동기구간+오차허용범위, 재생수평동기구간-오차허용범위, 재생수평동기구간에 따라 신호를 선택하기 위한 선택신호를 인가하는 가상 수평동기신호 카운터를 구비하여 이루어지는 것을 특징으로 하는 NTSC 및 PAL방식 겸용 드롭아웃 보상회로.4. The multiplexer and virtual horizontal synchronization signal according to claim 3, wherein the second selector selects again according to the reproduction horizontal synchronism period + error allowable range, the reproduction horizontal synchronism-error allowable range, and the reproduction horizontal synchronism period by the first selection unit. And a virtual horizontal synchronous signal counter for applying a selection signal for selecting a signal according to the regeneration horizontal synchronization mechanism + error tolerance range, the regeneration horizontal synchronization mechanism-error tolerance range, and the regeneration horizontal synchronization mechanism to the multiplexer. Combined dropout compensation circuit with NTSC and PAL. 제3항에 있어서, 상기 지연부는 제1클럭단자와 제2클럭단자를 구비하여 NTSC방식 또는 PAL방식에서 각각 보상된 수평동기 신호가 1수평동기구간에 정확히 맞도록 하기 위한 복합래치 및 상기 클럭발생부에서 발생된 클럭과 NTSC방식 또는 PAL방식을 선택하기 위한 선택신호를 입력으로 하여 선택신호가 PLA방식이면 상기 복합 래치의 제2클럭단자를 선택하기 위한 논리회로를 구비하여 이루어지는 것을 특징으로 하는 NTSC 및 PAL방식겸용 드롭아웃 보상회로.4. The composite latch and clock generation of claim 3, wherein the delay unit includes a first clock terminal and a second clock terminal to ensure that the horizontal synchronization signals compensated in the NTSC method or the PAL method are exactly matched to one horizontal driving mechanism. NTSC, characterized in that it comprises a logic circuit for selecting the second clock terminal of the composite latch if the selection signal for input the clock generated from the negative signal and the NTSC method or PAL method is input to the PLA method. And a PAL dropout compensation circuit. 제3항에 있어서, 상기 제1선택부의 다수의 멀티플렉서는 최초의 드롭아웃을 보상하기 위한 디코딩값을 선택하는 제1멀티플렉서, 두번째의 드롭아웃을 보상하기 위한 디코딩값을 선택하는 제2멀티플렉서 및 세번째의 드롭아웃을 보상하기 위한 디코딩값을 선택하는 제3멀티플렉서 구비하여 이루어지는 것을 특징으로 하는 NTSC 및 PAL방식 겸용 드롭아웃 보상회로.4. The multiplexer of claim 3, wherein the multiplexer of the first selector comprises: a first multiplexer for selecting a decoding value for compensating a first dropout, a second multiplexer for selecting a decoding value for compensating a second dropout, and a third And a third multiplexer for selecting a decoding value for compensating for the dropout of the NTSC and PAL dropout compensation circuits. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR92015811A 1992-09-01 1992-09-01 Drop-out compensating method and circuit in ntsc and pal type KR960008998B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR92015811A KR960008998B1 (en) 1992-09-01 1992-09-01 Drop-out compensating method and circuit in ntsc and pal type

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR92015811A KR960008998B1 (en) 1992-09-01 1992-09-01 Drop-out compensating method and circuit in ntsc and pal type

Publications (2)

Publication Number Publication Date
KR940008507A true KR940008507A (en) 1994-04-29
KR960008998B1 KR960008998B1 (en) 1996-07-10

Family

ID=19338839

Family Applications (1)

Application Number Title Priority Date Filing Date
KR92015811A KR960008998B1 (en) 1992-09-01 1992-09-01 Drop-out compensating method and circuit in ntsc and pal type

Country Status (1)

Country Link
KR (1) KR960008998B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210103226A (en) * 2020-02-13 2021-08-23 (주)두리씨오 Apparatus for binding pipe bundle with band

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210103226A (en) * 2020-02-13 2021-08-23 (주)두리씨오 Apparatus for binding pipe bundle with band

Also Published As

Publication number Publication date
KR960008998B1 (en) 1996-07-10

Similar Documents

Publication Publication Date Title
KR950005064B1 (en) Circuit for evaluating data for a video programming system in a video tape recorder
KR920008711A (en) Synchronous signal restoration circuit
KR940008507A (en) Standard and European dropout compensation method and compensation circuit
JPH031760A (en) Reception television signal regenerator
NL8500938A (en) PLAYBACK FOR STILL IMAGES WITH SOUND.
JPH05130568A (en) Video signal processor
JPH06169432A (en) Malfunction-preventing circuit of character generation circuit
KR960038757A (en) Image signal processing device for skew compensation and noise reduction
JP3063291B2 (en) Line monitoring circuit
JPH01292927A (en) Data transmitting system
JPH0117627B2 (en)
JP3114180B2 (en) Synchronous discontinuity detector
KR960003878B1 (en) Muse decoder
JPH04109782A (en) Recording device and reproducing device
JPS5850670Y2 (en) Reproduction horizontal synchronization signal generator
JP3161795B2 (en) Phase controller
JPS6018079A (en) Generating circuit of sampling pulse
JPS58209279A (en) Video signal processor
JPH0787356A (en) Synchronizing signal generation device
JPS5819055A (en) Clock reproducing circuit
JPH06189272A (en) Mute data formation circuit for muse sound
JPH01174073A (en) Synchronizing pulse recovery circuit
JPH09180415A (en) Editing processor
JPS59208990A (en) Dropout compensating circuit
JPH0746857B2 (en) Frame signal generator

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040629

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee