KR940002743B1 - Pusy d-type latch - Google Patents

Pusy d-type latch Download PDF

Info

Publication number
KR940002743B1
KR940002743B1 KR1019910023501A KR910023501A KR940002743B1 KR 940002743 B1 KR940002743 B1 KR 940002743B1 KR 1019910023501 A KR1019910023501 A KR 1019910023501A KR 910023501 A KR910023501 A KR 910023501A KR 940002743 B1 KR940002743 B1 KR 940002743B1
Authority
KR
South Korea
Prior art keywords
nmos
transistor
current mirror
pmos
current
Prior art date
Application number
KR1019910023501A
Other languages
Korean (ko)
Other versions
KR930015327A (en
Inventor
김정범
Original Assignee
금성일렉트론 주식회사
문정환
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사, 문정환 filed Critical 금성일렉트론 주식회사
Priority to KR1019910023501A priority Critical patent/KR940002743B1/en
Publication of KR930015327A publication Critical patent/KR930015327A/en
Application granted granted Critical
Publication of KR940002743B1 publication Critical patent/KR940002743B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback

Landscapes

  • Logic Circuits (AREA)
  • Electronic Switches (AREA)

Abstract

an input port (IN) connected with a drain of NMOS transistor (MN3) through a NMOS current mirror (1) and a PMOS current mirror (2), a control port (CTL) connected with the NMOS transistor (MN3) and a PMOS transistor (MP5), the source of the NMOS transistor (MN3) connected with the last output port (IOUT) through a NMOS current mirror (3) and PMOS current mirror (4), the connected point being connected with a source of the PMOS transistor (MP5) and the drain of the PMOS transistor (MP5) being connected with the connected point of the NMOS transistor (MN3) and NMOS current mirror (3).

Description

퍼지 D형 래치회로Fuzzy D-type latch circuit

제1도는 본 발명의 퍼지 D형 래치 회로도.1 is a fuzzy D-type latch circuit diagram of the present invention.

제2a 내지 d도는 제1도에 따른 출력파형도.2a to d are output waveforms according to FIG.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1,3 : 엔모스전류미러 2,4 : 피모스전류미러1,3: NMOS current mirror 2,4: PMOS current mirror

CTL : 제어단자 MN1-MN5: 엔피엔트랜지스터CTL: Control Terminal MN 1 -MN 5 : Enfine Transistor

MP1-MP5: 피엔피트랜지스터MP 1 -MP 5 : PNP transistor

본 발명은 퍼지 D형 래치회로에 관한 것으로, 특히 퍼지논리를 이용한 퍼지정보처리에 적합하도록 한 퍼지 D형 래치회로에 관한 것이다.The present invention relates to a fuzzy D type latch circuit, and more particularly, to a fuzzy D type latch circuit suitable for fuzzy information processing using fuzzy logic.

일반적으로 퍼지정보처리를 수행하기 위해서는 전류레벨의 퍼지논리를 래치시키는 래치회로가 필요하게 된다.In general, in order to perform the fuzzy information processing, a latch circuit for latching the fuzzy logic of the current level is required.

본 발명은 이러한 점을 감안하여 전류레벨의 퍼지논리를 래치시키는 전류모드형 퍼지 D형 래치회로를 창안한 것으로, 이를 첨부한 도면을 참조하여 상세히 설명하면 다음과 같다.In view of the above, the present invention has been made a current mode fuzzy D-type latch circuit for latching the fuzzy logic of the current level, which will be described in detail with reference to the accompanying drawings.

제1도는 본 발명의 퍼지 D형 래치회로도로서, 이에 도시한 바와 같이 입력신호(IN)를 엔모스트랜지스터(MN1, MN2)로 구성된 엔모스 전류미러(1) 및 피모스트랜지스터(MP1, MP2)로 구성된 피모스전류미러(2)를 통해 엔모스트랜지스터(MN3)의 드레인에 접속하고, 제어단자(CTL)를 상기 엔모스트랜지스터(MN3) 및 피모스트랜지스터(MP5)의 게이트에 접속하고, 상기 엔모트랜지스터(MN3)의 소스를 엔모스트랜지스터(MN4, MN5)로 구성된 엔모스전류미러(3) 및 피모스트랜지스터(MP3, MP4)로 구성된 피모스전류미러(4)를 통해 최조출력단자(IOUT)에 접속하고, 그 접속점을 상기 피모스트랜지스터(MP5)의 소스에 접속하고, 그 피모스트랜지스터(MP5)의 드레인을 상기 엔모스트랜지스터(MN3)와 엔모스전류미러(3)의 접속점에 접속하여 구성한다.FIG. 1 is a fuzzy D-type latch circuit diagram of the present invention, and as shown therein, the input signal IN is composed of the enmos transistors MN 1 and MN 2 and the NMOS current mirror 1 and the PMOS transistor MP 1. , MP 2 ) is connected to the drain of the NMOS transistor MN 3 through a PMOS current mirror 2, and a control terminal CTL is connected to the NMOS transistor MN 3 and the PMOS transistor MP 5 . Is connected to the gate of the NMOS transistor MN 3 and the source of the PMOS comprising an NMOS current mirror 3 composed of NMOS transistors MN 4 and MN 5 and PMOS transistors MP 3 and MP 4 . connected to choejo output terminals (I OUT) via a current mirror (4), and wherein the connection point PMOS connected to the source of the transistor (MP 5), and the PMOS transistor (MP 5), the NMOS transistors to the drain of It is configured by connecting to the connection point of (MN 3 ) and the NMOS current mirror (3).

이와 같이 구성한 본 발명의 작용 및 효과를 상세히 설명하면 다음과 같다.Referring to the operation and effects of the present invention configured as described above in detail.

제1도에 도시한 바와 같이, 제어단자(CTL)에 고전위가 입력되면, 이에 따라 엔모스트랜지스터(MB3)는 턴-온되고, 피모스트랜지스터(MP5)는 턴-오프된다.As shown in FIG. 1, when the high potential is input to the control terminal CTL, the n-MOS transistor MB 3 is turned on and the P-MOS transistor MP 5 is turned off.

이때 입력단자(IN)에 전류 a가 입력되면, 그 전류 a는 엔모스전류미러(1), 피모스전류미러(2), 엔모스트랜지스터(MN3), 엔모스전류미러(3) 및 피모스전류미러(4)를 통해 최종출력단자(IOUT)에서 그대로 출력된다.At this time, when a current a is input to the input terminal IN, the current a is the NMOS current mirror 1, the PMOS current mirror 2, the NMOS transistor MN 3 , the NMOS current mirror 3 and the P Through the MOS current mirror 4, it is output as it is at the final output terminal (I OUT ).

반면, 제어단자(CTL)에 저전위가 입력되면, 이에 따라 엔모스트랜지스터(MN3)는 턴-오프되고, 피모스 트랜지스터(MP5) 턴-온된다.On the other hand, when the low potential is input to the control terminal CT L , the NMOS transistor MN 3 is turned off and the PMOS transistor MP 5 is turned on.

따라서 엔모스트랜지스터(MN3)의 턴-오프로 인해 입력단자(IN)에 입력된 전류 a는 더이상 최종출력단자(IOUT)에 영향을 주지 못하는 반면, 피모스트랜지스터(MP5)가 턴-온됨으로 인해 전상태의 출력전류(Q)가 피모스트랜지스터(MP5)를 통해 엔모스전류미러(3)와 피모스전류미러(4)를 거쳐 최종출력단자(IOUT)로 출력된다.Therefore, the current a inputted to the input terminal IN no longer affects the final output terminal I OUT due to the turn-off of the NMOS transistor MN 3 , whereas the PMOS transistor MP 5 is turned off. Due to the on state, the output current Q of the entire state is output to the final output terminal I OUT through the NMOS current mirror 3 and the PMOS current mirror 4 through the PMOS transistor MP 5 .

이를 제2a도와 같이 나타낼 수 있다.This may be represented as in FIG. 2a.

즉, 제2b도와 같은 제어신호가 제어단자(CTL)에 입력되고, 제2b도와 T1, T2, T3구간에서 a,b' 상승된 b,c' 상승된 c의 전류가 입력단자(IN)로 각기 입력된다고 가정한다면, 제2d도와 같이 T1구간에서 최종출력단자(IOUT)에는 제어신호가 고전위이면 전류 a가 그대로 출력되고, 저전위로 반전되면 전상태의 출력전류(Q), 즉 전류 a가 출력된다.That is, a control signal as shown in FIG. 2b is input to the control terminal CTL, and the current of c raised by b and c 'is increased in the interval between the second b and T 1 , T 2 , and T 3 . Assuming that the input signal is input to IN), the current a is output as it is to the final output terminal I OUT in the T 1 section as shown in FIG. That is, the current a is output.

또한, T2구간에서도 제어신호가 고전위이면 전류 a보다 b'만큼 상승된 전류 b가 그대로 출력되고, 반면에 저전위로 반전되면 전상태의 출력전류(Q)인 전류 b가 출력된다.In addition, in the T 2 section, if the control signal is at high potential, the current b raised by b 'from the current a is output as it is. On the other hand, when inverted to the low potential, the current b, which is the output current Q of the previous state, is output.

또한, 마찬가지로 T3구간에서도 제어신호가 고전위이면 전류 a보다 c'만큼 상승된 전류 c가 그대로 출력되고, 반면에 저전위로 반전되면 전상태의 출력전류(Q)인 전류 C가 출력된다.Similarly, in the T 3 section, if the control signal is at high potential, the current c raised by c 'from the current a is output as it is. On the other hand, when inverted to the low potential, the current C, which is the output current Q of the full state, is output.

이상에서 설명한 바와 같이 본 발명은 전류레벨의 퍼지논리치를 제어신호에 따라 a 또는 전상태의 출력 전류(Q)로, 출력함으로서 퍼지정보처리에 유용한 효과가 있다.As described above, the present invention outputs the fuzzy logic value of the current level as a or the output current Q of the entire state according to the control signal, thereby having a useful effect in the purge information processing.

Claims (1)

입력단자(IN)를 엔모스전류미러(1) 및 피모스전류미러(2)를 통해 엔모스트랜지스터(MN3)의 드레인에 접속하고, 제어단자(CTL)를 상기 엔모스트랜지스터(MN3) 및 피모스트랜지스터 (MP5)의 게이트에 접속한 후 상기 엔모스트랜지스터(MN3)의 소스를 엔모스전류미러(3) 및 피모스전류미러(4)를 통해 최종출력단자(IOUT)에 접속하고, 그 접속점을 상기 피모스트랜지스터(MP5)의 소스에 접속하고, 그 피모스트랜지스터(MP5)의 드레인을 상기 엔모스트랜지스터(MN3)와 엔모스전류미러(3)의 접속점에 접속하여 구성된 것을 특징으로 하는 퍼지 D형 래치회로.The input terminal IN is connected to the drain of the NMOS transistor MN 3 through the NMOS current mirror 1 and the PMOS current mirror 2, and the control terminal CTL is connected to the NMOS transistor MN 3 . And the source of the NMOS transistor MN 3 is connected to the gate of the PMOS transistor MP 5 through the NMOS current mirror 3 and the PMOS current mirror 4 to the final output terminal I OUT . connection, and the connection point of the the junction PMOS connected to the source of the transistor (MP 5), and the PMOS transistor (MP 5), the NMOS transistor (MN 3) and the NMOS current mirror (3), the drain of the A fuzzy D type latch circuit characterized in that it is connected and configured.
KR1019910023501A 1991-12-19 1991-12-19 Pusy d-type latch KR940002743B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910023501A KR940002743B1 (en) 1991-12-19 1991-12-19 Pusy d-type latch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910023501A KR940002743B1 (en) 1991-12-19 1991-12-19 Pusy d-type latch

Publications (2)

Publication Number Publication Date
KR930015327A KR930015327A (en) 1993-07-24
KR940002743B1 true KR940002743B1 (en) 1994-03-31

Family

ID=19325232

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910023501A KR940002743B1 (en) 1991-12-19 1991-12-19 Pusy d-type latch

Country Status (1)

Country Link
KR (1) KR940002743B1 (en)

Also Published As

Publication number Publication date
KR930015327A (en) 1993-07-24

Similar Documents

Publication Publication Date Title
US5804994A (en) Comparator circuit with hysteresis
KR930011435A (en) Signal output circuit in semiconductor integrated circuit
EP0138823B1 (en) A current source circuit having reduced error
KR920007343A (en) Buffer circuit
KR870006728A (en) BIMOS circuit
KR940027316A (en) Integrated circuit with low power mode and clock amplifier circuit
KR920000177A (en) Semiconductor integrated circuit device
KR930020850A (en) Level conversion circuit
KR860003712A (en) Logic Gate Circuit
KR890013769A (en) Medium Potential Generation Circuit
US4672241A (en) High voltage isolation circuit for CMOS networks
KR0132646B1 (en) Voltage to current conversion circuit utilizing mos transistor
KR940002743B1 (en) Pusy d-type latch
KR0157124B1 (en) Current mismatching compensation circuit for fast cmos charge pump
US5329185A (en) CMOS logic circuitry providing improved operating speed
KR950016002A (en) 3-input buffer circuit
KR940002027Y1 (en) Pusy t-type latch
KR950012459A (en) Output circuit for multi-bit output memory circuit
KR950003279B1 (en) Current sink of diff amplifier
KR100685107B1 (en) Out Terminal Circuit in Low-voltage CMOS OP AMP
KR940006974Y1 (en) Selecting circuit for oscillator
KR940007182Y1 (en) Nmos inverter circuit
KR0137971Y1 (en) Differential amplifier
KR0116972Y1 (en) The structure of nand gate
KR0121228Y1 (en) Voltage controlled oscillator

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090223

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee