KR930024478A - Digital Voice Mute Device - Google Patents

Digital Voice Mute Device Download PDF

Info

Publication number
KR930024478A
KR930024478A KR1019920009474A KR920009474A KR930024478A KR 930024478 A KR930024478 A KR 930024478A KR 1019920009474 A KR1019920009474 A KR 1019920009474A KR 920009474 A KR920009474 A KR 920009474A KR 930024478 A KR930024478 A KR 930024478A
Authority
KR
South Korea
Prior art keywords
signal
data
mute
selector
digital
Prior art date
Application number
KR1019920009474A
Other languages
Korean (ko)
Other versions
KR0155265B1 (en
Inventor
이종환
Original Assignee
강진구
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성전자 주식회사 filed Critical 강진구
Priority to KR1019920009474A priority Critical patent/KR0155265B1/en
Publication of KR930024478A publication Critical patent/KR930024478A/en
Application granted granted Critical
Publication of KR0155265B1 publication Critical patent/KR0155265B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/60—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Analogue/Digital Conversion (AREA)
  • Television Receiver Circuits (AREA)

Abstract

본 발명의 디지탈 뮤트장치는 고품위 TV 의 음성디코더의 프레임 동기 검출부에서 최종 음성출력과 관연되어 발생되는 뮤트신호를 출력데이타 변환부의 쉬프트/로드신호가 latch하게 하여 D/A 입력데이타를 샘플데이타와 동기를 맞추어 뮤트작용되게 하여 어긋난 데이타를 정확하게 뮤트처리함으로써 음질의 개선을 위한 장치이다.In the digital mute apparatus of the present invention, the shift / load signal of the output data converter latches a mute signal generated by the frame synchronization detection unit of a high-definition TV audio decoder and synchronizes the D / A input data with the sample data. It is a device for improving the sound quality by muting the misaligned data accurately by allowing them to mute.

Description

디지탈 음성뮤트 장치Digital Voice Mute Device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 종래의 아날로그 방식의 뮤트회로의 블럭도, 제2도는 본 발명의 디지탈 방식의 음성뮤트 회로의 블럭도, 제3도는 본 발명의 디지탈 방식의 음성뮤트 장치의 타이밍도.1 is a block diagram of a conventional analog mute circuit, FIG. 2 is a block diagram of a digital voice mute circuit of the present invention, and FIG. 3 is a timing diagram of a digital voice mute device of the present invention.

Claims (2)

고품위 TV의 음성디코더에서 뮤트신호를 발생시켜 출력을 억압하는 디지탈 음성뮤트 장치에 있어서, 병렬 음성데이타를 입력하여 직렬데이타로 출력하는 데이타 변환부, 프레임 동기가 소정기간동안 연속해서 어긋날 경우에 뮤트신호를 발생하는 프레임 동기 검출부, 상기 뮤트신호를 상기 데이타 변환부의 입력로드 직후에 동기시켜 선택신호를 발생한 후 뮤트시에 제로데이타를 선택하고 정상시에는 상기 직렬데이타를 선택하는 데이타 선택부; 및 상기 선택된 데이타를 아날로그 신호로 변환하는 디지탈 아날로그 변환부를 구비하는 고품위 TV디코더의 디지탈 음성뷰트 장치.A digital audio mute device that generates a mute signal from a high-definition TV audio decoder and suppresses an output, wherein the data conversion unit inputs parallel audio data and outputs the serial data, and the mute signal when frame synchronization is continuously shifted for a predetermined period A frame selector for generating a signal, a data selector for generating a select signal by synchronizing the mute signal immediately after the input load of the data converter, and selecting zero data at mute and selecting the serial data at normal time; And a digital analog converter for converting the selected data into an analog signal. 제1항에 있어서, 상기 데이타 선택부는 상기 프레임 동기 검출신호로 부터 출럭되는 쉬프트/로드신호를 반전시키는 인버터, 상기 프레임 동기 검출부로 부터 출력되는 클럭신호와 상기 인버터에서 반전된 신호를 논리곱하는 논리소자, 상기 프레임 동기 검출부로부터 출력되는 뮤트신호와 상기 논리소자의 신호를 받아들여 뮤트제어신호를 발생하는 동기부; 및 상기 동기로부터 출력되는 뮤트제어신호에 의해 상기 데이타변환부의 데이타 또는 접지단자신호를 선택적을 디지탈/아날로그 변환부로 공급하는 D/A입력선택부로 구성되는 것을 특징으로 하는 고품위 TV디코더의 디지탈 음성뮤트장치.The logic device of claim 1, wherein the data selector inverts a shift / load signal output from the frame sync detection signal, and a logic element for logically multiplying a clock signal output from the frame sync detector and an inverted signal from the inverter. A synchronizer configured to receive a mute signal output from the frame synchronization detector and a signal of the logic element to generate a mute control signal; And a D / A input selector for supplying a data or ground terminal signal of the data converter to a digital / analog converter by means of a mute control signal output from the synchronization. . ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920009474A 1992-05-30 1992-05-30 Digital sound mute apparatus KR0155265B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920009474A KR0155265B1 (en) 1992-05-30 1992-05-30 Digital sound mute apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920009474A KR0155265B1 (en) 1992-05-30 1992-05-30 Digital sound mute apparatus

Publications (2)

Publication Number Publication Date
KR930024478A true KR930024478A (en) 1993-12-22
KR0155265B1 KR0155265B1 (en) 1998-11-16

Family

ID=19334017

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920009474A KR0155265B1 (en) 1992-05-30 1992-05-30 Digital sound mute apparatus

Country Status (1)

Country Link
KR (1) KR0155265B1 (en)

Also Published As

Publication number Publication date
KR0155265B1 (en) 1998-11-16

Similar Documents

Publication Publication Date Title
KR840001031A (en) Method and apparatus for operating a microprocessor in synchronization with a video signal
KR950010615A (en) Screen generator for wide TV receiver
KR930024478A (en) Digital Voice Mute Device
AU6528300A (en) Method and apparatus for providing a clock signal with high frequency accuracy
KR950023066A (en) Burst Signal Generation Circuit of Image Processing System
KR910009048A (en) Image display device circuit including video signal processing circuit and agitator circuit
KR970068489A (en) Synchronization circuit of composite video equipment
KR910016209A (en) Time difference correction device of video signal
KR970022649A (en) Clamp Pulse Generation Circuit
KR920015908A (en) Time axis correction device of video signal
KR970060857A (en) Composite sync signal output circuit for video mute
KR960043875A (en) Symbol clock recovery circuit
KR950004901A (en) Image stop device of video equipment
KR970068573A (en) Method and apparatus for implementing soft filter of video recording apparatus
KR940023175A (en) Digital TV Pulse Noise Canceller
KR970031825A (en) Data field sync signal and ghost cancellation reference signal generator
KR940027524A (en) Character Dubbing Device of Video Equipment
KR940023245A (en) Clamp Level Automatic Control Circuit
KR880004317A (en) Television resolution meter
KR970009363A (en) Cable tv descrambler
KR950023000A (en) Digital element video signal converter using a combination of pixel and line address
KR970056909A (en) Horizontal Sync Signal Generator of Video Signal
KR890009175A (en) Horizontal Synchronization Detection Circuit
KR940012125A (en) Data playback system
JPS6018079A (en) Generating circuit of sampling pulse

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee