KR970031825A - Data field sync signal and ghost cancellation reference signal generator - Google Patents

Data field sync signal and ghost cancellation reference signal generator Download PDF

Info

Publication number
KR970031825A
KR970031825A KR1019950045868A KR19950045868A KR970031825A KR 970031825 A KR970031825 A KR 970031825A KR 1019950045868 A KR1019950045868 A KR 1019950045868A KR 19950045868 A KR19950045868 A KR 19950045868A KR 970031825 A KR970031825 A KR 970031825A
Authority
KR
South Korea
Prior art keywords
signal
reference signal
minimum error
signal generator
generator
Prior art date
Application number
KR1019950045868A
Other languages
Korean (ko)
Other versions
KR0179569B1 (en
Inventor
이창의
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019950045868A priority Critical patent/KR0179569B1/en
Publication of KR970031825A publication Critical patent/KR970031825A/en
Application granted granted Critical
Publication of KR0179569B1 publication Critical patent/KR0179569B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/21—Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
    • H04N5/211—Ghost signal cancellation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/38—Demodulator circuits; Receiver circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N11/00—Colour television systems
    • H04N11/06—Transmission systems characterised by the manner in which the individual colour picture signal components are combined
    • H04N11/12—Transmission systems characterised by the manner in which the individual colour picture signal components are combined using simultaneous signals only
    • H04N11/14—Transmission systems characterised by the manner in which the individual colour picture signal components are combined using simultaneous signals only in which one signal, modulated in phase and amplitude, conveys colour information and a second signal conveys brightness information, e.g. NTSC-system
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals

Abstract

본 발명은 데이타 필드 동기 신호 및 고스트 제거 기준신호 발생 장치에 관한 것으로서, 본 발명의 장치는 QAM 신호, VSB 신호 및 NTSC 신호를 모두 수신할 수 있는 텔레비전 수상기에 있어서, 모드 선택부(30)와 ; 제1필드 기준 신호 발생부(32) ; 고스트 제거 기준 신호 발생부(34) ; 멀티플렉서(36) ; 제1감산기(38) ; 제1적분기(40) ; 제1최소 오차 신호 검출기(42) ; 제1카운터(44) ; 제2필드 기준 신호 발생부(46) ; 제2감산기(48) ; 제2적분기(50) ; 제2최소 오차 신호 세그먼트 검출기(52) ; 및 제2카운터(54)로 구성되어 있으며, 본 발명에 따르면 VSB의 데이타 필드 동기 신호 및 고스트 제거 기준 신호 발생 장치와 NTSC의 고스트 제거 기준 신호 발생 장치간의 유사성을 고려하여 데이타 필드 동기 신호 및 고스트 제거 기준 동기 신호를 모두 발생시킬 수 있도록 구현함으로써 칩 사이즈를 감소시킬 수 있을 뿐만 아니라 소비 전력도 감소시킬 수 있다.The present invention relates to an apparatus for generating a data field synchronization signal and a ghost cancellation reference signal, the apparatus of the present invention comprising: a mode selector (30) comprising: a television receiver capable of receiving both a QAM signal, a VSB signal, and an NTSC signal; A first field reference signal generator 32; Ghost removal reference signal generator 34; Multiplexer 36; A first subtractor 38; First integrator 40; A first minimum error signal detector 42; First counter 44; A second field reference signal generator 46; Second subtractor 48; Second integrator 50; Second minimum error signal segment detector 52; And a second counter 54, and according to the present invention, considering the similarity between the data field synchronization signal and the ghost cancellation reference signal generator of the VSB and the ghost cancellation reference signal generator of the NTSC, the data field synchronization signal and ghost cancellation are described. Implementing both reference sync signals can reduce chip size and power consumption.

Description

데이타 필드 동기신호 및 고스트 제거 기준신호 발생장치Data field sync signal and ghost cancellation reference signal generator

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제4도는 본 발명에 따른 데이타 필드 동기 신호 및 고스트 제거 기준 신호 발생 장치의 블럭도이다.4 is a block diagram of an apparatus for generating a data field synchronization signal and a ghost cancellation reference signal according to the present invention.

Claims (1)

QAM 신호, VSB 신호 및 NTSC 신호를 모두 수신할 수 있는 텔레비전 수상기에 있어서, VSB의 데이타 세그먼트 동기 신호와 NTSC의 수평 동기 신호를 입력받으며, 그 입력 신호에 따른 제어 신호를 출력하는 모드 선택부(30)와 ; 상기 모드 선택부(30)로부터의 제어 신호에 따라 제1필드 기준 신호를 발생시키는 제1필드 기준 신호 발생부(32) ; 상기 모드 선택부(30)로부터의 제어 신호에 따라 고스트 제거 기준 신호를 발생시키는 고스트 제거 기준 신호 발생부(34) ; 상기 모드 선택부(30)로부터의 제어 신호에 따라 상기 제1필드 기준 신호 발생부(32)로부터의 제1필드 기준 신호와 상기 고스트 제거 기준 신호 발생부(34)로부터의 고스트 제거 기준 신호 중에서 한 신호를 선택하는 멀티플렉서(36) ; 입력된 VSB 신호나 NTSC 신호에서 상기 멀티플렉서(36)로부터의 선택 신호를 감산하여 차신호를 출력하는 제1감산기(38) ; 상기 제1감산기(38)로부터의 차신호를 적분하여 적분값을 출력하는 제1적분기(40) ; 상기 제1적분기(40)로부터의 적분값에 따라 최소 오차 신호를 검출하는 제1최소 오차 신호 검출기(42) ; 상기 제1최소 오차 신호 검출기(42)로부터의 최소 오차 신호를 입력받아 제1데이타 필드 동기 신호나 고스트 제거 기준 동기 신호를 출력하는 제1카운터(44) ; 상기 모드 선택부(30)로부터의 제어 신호에 따라 제2필드 기준 신호를 발생시키는 제2필드 기준 신호 발생부(64) ; 입력된 VSB의 데이타 세그먼트와 상기 제2필드 기준 신호 발생부(48)로부터의 제2필드 기준 신호를 감산하여 차신호를 출력하는 제2감산기(48) ; 상기 제2감산기(48)로 부터의 차신호를 적분하여 적분값을 출력하는 제2적분기(50) ; 상기 제2적분기(50)로부터의 적분값에 따라 최소 오차 신호를 검출하는 제2 ; 최소 오차 신호 세그먼트 검출기(52) ; 및 상기 제2최소 오차 신호 검출기(52)로부터의 최소 오차 신호를 입력받아 제2데이타 필드 동기 신호를 출력하는 제2카운터(54)로 구성된 것을 특징으로 하는 데이타 필드 동기 신호 및 고스트 제거 기준 신호 발생 장치.In a television receiver capable of receiving both a QAM signal, a VSB signal, and an NTSC signal, the mode selector 30 receives a data segment synchronization signal of a VSB and a horizontal synchronization signal of an NTSC, and outputs a control signal according to the input signal. )Wow ; A first field reference signal generator 32 generating a first field reference signal according to the control signal from the mode selector 30; A ghost removal reference signal generator (34) for generating a ghost removal reference signal according to the control signal from the mode selector (30); According to the control signal from the mode selector 30, one of the first field reference signal from the first field reference signal generator 32 and the ghost removal reference signal from the ghost removal reference signal generator 34 is selected. A multiplexer 36 for selecting a signal; A first subtractor 38 for subtracting the selection signal from the multiplexer 36 from the input VSB signal or NTSC signal to output the difference signal; A first integrator (40) for integrating the difference signal from the first subtractor (38) to output an integral value; A first minimum error signal detector 42 for detecting a minimum error signal in accordance with an integral value from the first integrator 40; A first counter 44 which receives the minimum error signal from the first minimum error signal detector 42 and outputs a first data field synchronization signal or a ghost cancellation reference synchronization signal; A second field reference signal generator 64 for generating a second field reference signal according to the control signal from the mode selector 30; A second subtractor (48) for subtracting the input data segment of the VSB and the second field reference signal from the second field reference signal generator (48) to output a difference signal; A second integrator 50 for integrating the difference signal from the second subtractor 48 and outputting an integrated value; Detecting a minimum error signal according to an integral value from the second integrator 50; Minimum error signal segment detector 52; And a second counter 54 which receives the minimum error signal from the second minimum error signal detector 52 and outputs a second data field synchronization signal. Device. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950045868A 1995-11-30 1995-11-30 Apparatus for generating data field synchronizing signals and ghost cancel reference synchronizing signals KR0179569B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950045868A KR0179569B1 (en) 1995-11-30 1995-11-30 Apparatus for generating data field synchronizing signals and ghost cancel reference synchronizing signals

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950045868A KR0179569B1 (en) 1995-11-30 1995-11-30 Apparatus for generating data field synchronizing signals and ghost cancel reference synchronizing signals

Publications (2)

Publication Number Publication Date
KR970031825A true KR970031825A (en) 1997-02-26
KR0179569B1 KR0179569B1 (en) 1999-05-01

Family

ID=19437227

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950045868A KR0179569B1 (en) 1995-11-30 1995-11-30 Apparatus for generating data field synchronizing signals and ghost cancel reference synchronizing signals

Country Status (1)

Country Link
KR (1) KR0179569B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100747558B1 (en) * 2001-02-28 2007-08-08 엘지전자 주식회사 Digital TV receiver

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100747558B1 (en) * 2001-02-28 2007-08-08 엘지전자 주식회사 Digital TV receiver

Also Published As

Publication number Publication date
KR0179569B1 (en) 1999-05-01

Similar Documents

Publication Publication Date Title
EP1024663A3 (en) Image processing device
KR910015170A (en) Video systems
CA2185800A1 (en) Pipeline processing of still images adapted for real time execution of digital video effects
KR900002648A (en) Motion detection circuit
KR870001727A (en) Tv display system
KR960035616A (en) Compact Disc Player Integrated TV Receiver
KR920015359A (en) 2 signal simultaneous display circuit and method through screen division
KR970031825A (en) Data field sync signal and ghost cancellation reference signal generator
KR950010615A (en) Screen generator for wide TV receiver
KR920015857A (en) Video signal recording device of electronic camera
KR970032126A (en) Image stabilization device at high speed playback in video decoder
KR890015244A (en) Digital clip circuit
KR960038757A (en) Image signal processing device for skew compensation and noise reduction
KR960006493A (en) TV's Ghost Removal Circuit
KR950016217A (en) Clock signal generator
KR970019445A (en) Image synthesizer and receiver
KR970078434A (en) Synchronization signal generator of television receiver
KR970008928A (en) Anti-shake device of screen display character
GB2221816A (en) Television picture-in-picture display system
KR970032341A (en) Chip Mounter Image Processing Equipment
KR960025680A (en) Compact Disc Player Integrated TV Receiver
KR940023274A (en) Luminance Signal and Color Signal Separation Circuit
KR940001667A (en) Image signal presence and absence device
KR970060857A (en) Composite sync signal output circuit for video mute
KR920010596A (en) Video signal processing circuit of video signal recording and reproducing apparatus

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20111101

Year of fee payment: 14

FPAY Annual fee payment

Payment date: 20121101

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee