KR940023245A - Clamp Level Automatic Control Circuit - Google Patents

Clamp Level Automatic Control Circuit Download PDF

Info

Publication number
KR940023245A
KR940023245A KR1019930005191A KR930005191A KR940023245A KR 940023245 A KR940023245 A KR 940023245A KR 1019930005191 A KR1019930005191 A KR 1019930005191A KR 930005191 A KR930005191 A KR 930005191A KR 940023245 A KR940023245 A KR 940023245A
Authority
KR
South Korea
Prior art keywords
clamp level
signal
converting
clamp
output
Prior art date
Application number
KR1019930005191A
Other languages
Korean (ko)
Other versions
KR0176147B1 (en
Inventor
이태희
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019930005191A priority Critical patent/KR0176147B1/en
Publication of KR940023245A publication Critical patent/KR940023245A/en
Application granted granted Critical
Publication of KR0176147B1 publication Critical patent/KR0176147B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00Scanning details of television systems; Combination thereof with generation of supply voltages
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Picture Signal Circuits (AREA)

Abstract

본 발명은 인가되는 뮤즈 신호에 포함되어 있는 클램프레벨을 신속하게 자동조절하기 위한 것이다. 이를 위하여 인가되는 뮤즈신호를 디지탈신호로 변환하여 표준방식인 NTSC 방식의 신호로 변환하기 위한 뮤즈/표준방식 신호변환장치의 크램프레벨 자동조절회로에 있어서, 클램프레벨 검출수단과, 기준 클램프레벨 발생수단과, 차분치 발생수단과, 제1절환수단과, 가감산수단과, 제2절환수단과, 아날로그/디지탈 변환수단과, 적분수단으로 구성된다. 따라서 입력 뮤즈신호는 적정 클램프레벨인(128/256) 레벨로 신속하게 클램핑되어 클램프레벨의 정확성을 기할 수 있을 뿐 아니라 적정 클램프레벨의 추출에 소요되는 시간을 단축할 수 있기 때문에 클램프레벨의 불안정성 및 속도로 인해 발생되는 여러가지 화질 열화요인 극복할 수 있는 이점이 있다.The present invention is to quickly and automatically adjust the clamp level contained in the applied muse signal. A clamp level detecting means and a reference clamp level generating means in a clamp level automatic adjustment circuit of a muse / standard signal converting apparatus for converting an applied muse signal into a digital signal and converting it into a standard NTSC signal. And a difference value generating means, a first switching means, an addition subtraction means, a second switching means, an analog / digital conversion means, and an integration means. Therefore, the input muse signal can be clamped quickly to the level of proper clamp level (128/256) to ensure the accuracy of the clamp level as well as to reduce the time required to extract the appropriate clamp level. There is an advantage that can overcome various deterioration factors caused by the speed.

Description

클램프레벨 자동조절회로Clamp Level Automatic Control Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 의한 클램프레벨 자동조절회로를 나타낸 블럭도, 제3도는 제2도 블럭도에 있어서 클램프 수행시간을 나타낸 도면, 제4도는 뮤즈신호의 전송형식을 나타낸 도면.2 is a block diagram showing a clamp level automatic adjustment circuit according to the present invention, FIG. 3 is a diagram showing a clamp execution time in FIG. 2 is a block diagram, and FIG. 4 is a diagram showing a transmission mode of a mute signal.

Claims (2)

인가되는 뮤즈신호를 디지탈신호로 변환하여 표준방식은 NTSC방식의 신호로 변환하기 위한 뮤즈/표준방식 신호변환장치의 클램프레벨 자동조절회로에 있어서; 상기 디지탈신호로 변환된 상기 뮤즈신호에 포함되어 있는 클램프레벨을 검출하기 위한 클램프레벨 검출수단; 상기 클램프레벨 검출수단에서 검출된 클램프레벨에 대한 기준 클램프레벨을 발생시키기 위한 기준 클램프레벨 발생수단; 상기 클램프 레벨 검출수단에서 검출된 크램프레벨과 상기 기준 클램프 레벨발생수단에서 출력되는 기준 클램프레벨을 비교하여 서로 부호가 다른 복숭듸 차분치를 발생시키기 위한 차분치 발생수단; 상기 차분치 발생수단에서 출력되는 상기 복수의 차분치를 상기 뮤즈신호에서 검출된 상기 클램프레벨의 최상위비트의 상태에 따라서 선택적으로 출력하기위한 제1절환수단; 상기 클램프레벨의 보정치를 구하기 위하여 상기 제1절환수단에서 선택적으로 출력하는 상기 복수의 차분치에 상기 뮤즈신호에서 검출된 상기 클램프레벨을 가감산하기 위한 가감산수단; 상기 가감산수단에서 출력되는 가산치와 감산치를 상기 뮤즈신호에서 검출된 상기 클램프레벨의 최상위비트의 상태에 따라서 선택적으로 출력하기 위한 제2절환수단; 상기 제2절환수단에서 선택적으로 출력되는 신호를 아날로그신호를 변환시키기 위한 아날로그/디지탈 변환수단; 과 상기 아날로그/디지탈 변환수단에서 출력되는 신호를 수평클램프신호의 수평동기신호 구간동안 적분하여 상기 뮤즈신호에 삽입하기 위한 적분수단을 포함함을 특징으로 하는 클램프레벨 자동조절회로.A clamp level automatic control circuit of a mute / standard type signal converting apparatus for converting an applied mute signal into a digital signal and converting the standard type into an NTSC type signal; Clamp level detecting means for detecting a clamp level contained in the muse signal converted into the digital signal; Reference clamp level generating means for generating a reference clamp level for the clamp level detected by said clamp level detecting means; Difference value generating means for comparing the clamp level detected by said clamp level detecting means with a reference clamp level output from said reference clamp level generating means to generate a compound difference having a different sign from each other; First switching means for selectively outputting the plurality of difference values output from the difference value generating means in accordance with the state of the most significant bit of the clamp level detected in the mute signal; Adding and subtracting means for adding and subtracting the clamp level detected in the muse signal to the plurality of differential values selectively output by the first switching means to obtain a correction value of the clamp level; Second switching means for selectively outputting the added value and the subtracted value output from the adding and subtracting means according to the state of the most significant bit of the clamp level detected in the mute signal; Analog / digital converting means for converting the signal selectively output from the second switching means into an analog signal; And integrating means for integrating the signal output from the analog / digital converting means during the horizontal synchronous signal period of the horizontal clamp signal and inserting the signal into the muse signal. 제1항에 있어서, 상기 차분치 발생수단은 상기 클램프레벨 검출수단에서 검출된 클램프레벨과 상기 기준 클램프레벨 발생수단에서 출력되는 기준 클램프레벨과의 제1차분치를 발생시키기 위한 제1감산수단과, 상기 제1감산수단으로 인가되는 검출된 상기 클램프레벨과 상기 기준 클램프레벨을 입력으로 하여 상기 제1차분치와 부호가 서로 다른 제2차분치를 발생시키기 위한 제2감산수단으로 구성됨을 특징으로 하는 클램프레벨 자동조절회로.2. The apparatus of claim 1, wherein the difference value generating means comprises: first subtracting means for generating a first difference value between a clamp level detected by the clamp level detecting means and a reference clamp level output from the reference clamp level generating means; And a second subtracting means for generating a second difference value different from the first difference value and a sign by inputting the detected clamp level and the reference clamp level applied to the first subtraction means. Level automatic control circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930005191A 1993-03-31 1993-03-31 Automatic control circuit for clamp level KR0176147B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930005191A KR0176147B1 (en) 1993-03-31 1993-03-31 Automatic control circuit for clamp level

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930005191A KR0176147B1 (en) 1993-03-31 1993-03-31 Automatic control circuit for clamp level

Publications (2)

Publication Number Publication Date
KR940023245A true KR940023245A (en) 1994-10-22
KR0176147B1 KR0176147B1 (en) 1999-05-01

Family

ID=19353132

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930005191A KR0176147B1 (en) 1993-03-31 1993-03-31 Automatic control circuit for clamp level

Country Status (1)

Country Link
KR (1) KR0176147B1 (en)

Also Published As

Publication number Publication date
KR0176147B1 (en) 1999-05-01

Similar Documents

Publication Publication Date Title
KR930018543A (en) Video Signal Automatic Gain Control (AGC) Circuit
KR920003767A (en) Gradation Correction Device of Image Signal
KR960036564A (en) Defect Compensation Circuit of CCD Camera
KR960703303A (en) Knee correction circuit and method
MY110231A (en) Apparatus for correcting a color tone of a video signal.
KR970077995A (en) Flash Analog-to-Digital Converter
KR970068492A (en) Video display device
KR940023245A (en) Clamp Level Automatic Control Circuit
KR890001379A (en) Video signal processing method and converter for same
KR850003093A (en) Analog-Digital Inverter
KR880005814A (en) Color video signal playback device
KR850003999A (en) Vertical Contour Compensator
JPS54149562A (en) Phase detection system
KR890009175A (en) Horizontal Synchronization Detection Circuit
KR920011073A (en) Reference level setting circuit for digital signal detection
KR970060857A (en) Composite sync signal output circuit for video mute
JPS5597782A (en) Solid-state pickup unit
SU617855A2 (en) Device for detecting speech pauses
KR970031832A (en) Automatic white balance device and method of camcorder
KR930001680A (en) Video signal clamp circuit
KR920015884A (en) Negative Converter
KR890003217A (en) Image input device
KR890016862A (en) Adaptive Digital Luminance / Color Signal Separation and Contour Compensation Circuit
KR900011300A (en) Luminance / Color Separation and Edge Compensation Circuit by Edge Detection
JPH02135980A (en) Clamping circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20051028

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee