KR930023826A - Parity memory control circuit - Google Patents
Parity memory control circuit Download PDFInfo
- Publication number
- KR930023826A KR930023826A KR1019920007456A KR920007456A KR930023826A KR 930023826 A KR930023826 A KR 930023826A KR 1019920007456 A KR1019920007456 A KR 1019920007456A KR 920007456 A KR920007456 A KR 920007456A KR 930023826 A KR930023826 A KR 930023826A
- Authority
- KR
- South Korea
- Prior art keywords
- parity
- data
- memory
- control circuit
- parity memory
- Prior art date
Links
- 230000015654 memory Effects 0.000 title claims abstract description 19
- 238000004519 manufacturing process Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 2
Abstract
이 발명에 의한 패리티 메모리 제어회로는, 메인 메모리의 구성에 있어서, 패리티 메모리를 첵크하는 프로그램과 첵크하지 않는 프로그램이 저장된 EPROM 및 콤퓨터 제작자(시스템 메이커)의 선택에 의해 패리티 비트를 검사하거나 검사하지 않도록 하는 패리티 오류 및 금지부를 구비하여 패리티 메모리가 필요없는 콤퓨터에서는 패리티 메모리를 사용하지 않음으로써 저가의 콤퓨터 제작이 가능하고 시스템 보드가 간단해지며 사용자에게 선택의 폭을 넓혀 준다.In the parity memory control circuit according to the present invention, in the configuration of the main memory, the parity bit is not checked or checked by the selection of the EPROM and the computer manufacturer (system maker) storing the program that checks the parity memory and the program that does not check the parity memory. By using parity errors and prohibitions, computers that do not require parity memory do not use parity memory, making it possible to manufacture low-cost computers, simplifying system boards, and giving users more choice.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 이 발명에 따른 패리티 메모리가 없는 메인 메모리의 구성도, 제3도는 이 발명에 따른 패리티 메모리 제어회로에 대한 블럭도이다.2 is a block diagram of a main memory without a parity memory according to the present invention, and FIG. 3 is a block diagram of a parity memory control circuit according to the present invention.
Claims (2)
Publications (1)
Publication Number | Publication Date |
---|---|
KR930023826A true KR930023826A (en) | 1993-12-21 |
Family
ID=
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012086914A1 (en) * | 2010-12-22 | 2012-06-28 | (주)케이티 | Method for recovering errors from a plurality of error replicas and storage system using same |
US8495013B2 (en) | 2010-12-24 | 2013-07-23 | Kt Corporation | Distributed storage system and method for storing objects based on locations |
US8849756B2 (en) | 2011-04-13 | 2014-09-30 | Kt Corporation | Selecting data nodes in distributed storage system |
US9052962B2 (en) | 2011-03-31 | 2015-06-09 | Kt Corporation | Distributed storage of data in a cloud storage system |
US9158460B2 (en) | 2011-04-25 | 2015-10-13 | Kt Corporation | Selecting data nodes using multiple storage policies in cloud storage system |
US9888062B2 (en) | 2010-12-24 | 2018-02-06 | Kt Corporation | Distributed storage system including a plurality of proxy servers and method for managing objects |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012086914A1 (en) * | 2010-12-22 | 2012-06-28 | (주)케이티 | Method for recovering errors from a plurality of error replicas and storage system using same |
US8495013B2 (en) | 2010-12-24 | 2013-07-23 | Kt Corporation | Distributed storage system and method for storing objects based on locations |
US9888062B2 (en) | 2010-12-24 | 2018-02-06 | Kt Corporation | Distributed storage system including a plurality of proxy servers and method for managing objects |
US9052962B2 (en) | 2011-03-31 | 2015-06-09 | Kt Corporation | Distributed storage of data in a cloud storage system |
US8849756B2 (en) | 2011-04-13 | 2014-09-30 | Kt Corporation | Selecting data nodes in distributed storage system |
US9158460B2 (en) | 2011-04-25 | 2015-10-13 | Kt Corporation | Selecting data nodes using multiple storage policies in cloud storage system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7526709B2 (en) | Error detection and correction in a CAM | |
KR880013065A (en) | Method and apparatus for configuring computer resources | |
US4103823A (en) | Parity checking scheme for detecting word line failure in multiple byte arrays | |
KR880000960A (en) | Semiconductor memory | |
US5450366A (en) | IC memory card | |
KR880000859A (en) | Microprocessor | |
KR910014819A (en) | Dual-Port Cache Tag Memory | |
KR950012245A (en) | Single Chip Microcomputer with User Designed Circuit | |
KR930023826A (en) | Parity memory control circuit | |
KR970067382A (en) | Method and apparatus for parity check logic circuit in dynamic random access memory | |
KR880008237A (en) | Time base correction device of digital signal | |
KR910017284A (en) | Parity check method and device for memory chip | |
JPS623520B2 (en) | ||
WO1989000731A1 (en) | Memory device | |
JPS59104800A (en) | Parity check system of picture memory | |
KR910008568A (en) | Personal computer parity check system | |
KR0172503B1 (en) | Dram emulation chip memorizing system parity | |
JPS5798197A (en) | Multiplexing memory device | |
SU1392595A1 (en) | Storage with error correction | |
JPS5637899A (en) | Memory malfunction detection system | |
JPH0689236A (en) | Random access memory monitor circuit | |
JPS61214040A (en) | Parity circuit of memory | |
KR880011673A (en) | Cache Memory Circuit Using Two-Terminal Pair Memory | |
JPS62236054A (en) | Semiconductor memory device | |
KR950009443A (en) | Memory board for program and data storage for control |