KR930014028A - Address program selection circuit - Google Patents
Address program selection circuit Download PDFInfo
- Publication number
- KR930014028A KR930014028A KR1019910024792A KR910024792A KR930014028A KR 930014028 A KR930014028 A KR 930014028A KR 1019910024792 A KR1019910024792 A KR 1019910024792A KR 910024792 A KR910024792 A KR 910024792A KR 930014028 A KR930014028 A KR 930014028A
- Authority
- KR
- South Korea
- Prior art keywords
- selection circuit
- program selection
- address
- address program
- decoder
- Prior art date
Links
Abstract
본 발명은 어드레스와 그에 대응하는 디바이스를 선택하는 디바이스 기억 레지스터를 부가하여 레지스터값에 따라서 디코딩하도록 한 것이다.In the present invention, a device storage register for selecting an address and a corresponding device is added to decode according to a register value.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 종래의 어드레스 디바이스 회로,1 is a conventional address device circuit,
제2도는 본 발명의 블록도,2 is a block diagram of the present invention,
제3도는 본 발명의 실시예의 회로도.3 is a circuit diagram of an embodiment of the invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910024792A KR930014028A (en) | 1991-12-28 | 1991-12-28 | Address program selection circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910024792A KR930014028A (en) | 1991-12-28 | 1991-12-28 | Address program selection circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
KR930014028A true KR930014028A (en) | 1993-07-22 |
Family
ID=67345847
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910024792A KR930014028A (en) | 1991-12-28 | 1991-12-28 | Address program selection circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR930014028A (en) |
-
1991
- 1991-12-28 KR KR1019910024792A patent/KR930014028A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910005156A (en) | Microprocessor with predecoder unit and main decoder unit operating in pipeline processing method | |
KR870002731A (en) | Graphic decoder circuit | |
KR960020510A (en) | Line length decoder | |
FI923389A (en) | Plastic anchor to attach items to the base | |
KR920008660A (en) | Image display control device | |
KR930011453A (en) | Vitaby decoding device | |
KR910008565A (en) | Branch control circuit | |
KR920020493A (en) | Semiconductor memory | |
KR930014028A (en) | Address program selection circuit | |
KR900002646A (en) | Character Generator Suitable for Teletext Decoder | |
KR970029064A (en) | Decoding Circuit of Synchronous Semiconductor Memory Device | |
KR910006846A (en) | Data processor with check for undefined addressing indicated for each variable-length instruction | |
KR880011657A (en) | Microprocessor | |
KR910010299A (en) | Bit operation processing circuit of programmable controller | |
KR970055629A (en) | Decoding Method of Viterbi Decoder | |
KR920004978A (en) | Address Expansion Method Using I / O Function of Microprocessor | |
KR910012928A (en) | Computer memory expansion system | |
KR930020843A (en) | Clock signal selection circuit | |
KR880000961A (en) | Video memory | |
KR890009141A (en) | One-Byte Access for Backup Memory Circuits | |
KR970049502A (en) | Register Access Circuit Reduces Access Time | |
KR910013712A (en) | Clock device for sequential bus | |
KR970012074A (en) | Register set method and circuit | |
KR920001863A (en) | Image memory access circuit for decoding and encoding image data | |
KR910005287A (en) | Compact Disc File Editing Circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |