KR930005145Y1 - Tuning indicating circuit for vcr - Google Patents

Tuning indicating circuit for vcr Download PDF

Info

Publication number
KR930005145Y1
KR930005145Y1 KR2019880009614U KR880009614U KR930005145Y1 KR 930005145 Y1 KR930005145 Y1 KR 930005145Y1 KR 2019880009614 U KR2019880009614 U KR 2019880009614U KR 880009614 U KR880009614 U KR 880009614U KR 930005145 Y1 KR930005145 Y1 KR 930005145Y1
Authority
KR
South Korea
Prior art keywords
output
comparator
tuning
vcr
video signal
Prior art date
Application number
KR2019880009614U
Other languages
Korean (ko)
Other versions
KR900001382U (en
Inventor
박제문
Original Assignee
주식회사 금성사
최근선
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사, 최근선 filed Critical 주식회사 금성사
Priority to KR2019880009614U priority Critical patent/KR930005145Y1/en
Publication of KR900001382U publication Critical patent/KR900001382U/en
Application granted granted Critical
Publication of KR930005145Y1 publication Critical patent/KR930005145Y1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/02—Recording, reproducing, or erasing methods; Read, write or erase circuits therefor
    • G11B5/027—Analogue recording
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/34—Indicating arrangements 
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Circuits Of Receivers In General (AREA)

Abstract

내용 없음.No content.

Description

VCR의 튜닝 지시회로VCR tuning instruction circuit

제1도는 본 고안에 따른 튜닝지시 회로도.1 is a tuning instruction circuit diagram according to the present invention.

제2도는 제1도의 회로 각부의 파형도.2 is a waveform diagram of each circuit part of FIG.

*도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 중간 주파 증폭부 2 : 비디오 신호 검파부1: intermediate frequency amplifier 2: video signal detector

3 : 동기분리부 4 : 피크검파부3: synchronization separator 4: peak detector

5 : 위상비교부 6 : 가산기5: phase comparison part 6: adder

7 : 수평발진부 8 : 제1비교부7: horizontal oscillation unit 8: first comparison unit

9 : 제2비교부 10 : 논리게이트9: second comparative part 10: logic gate

11 : 스위칭부 12 : 발광부11 switching unit 12 light emitting unit

13 : 제3비교부 R1-R8: 저항13: 3rd comparative part R 1- R 8 : resistance

C1: 콘덴서 D1: 다이오드C 1 : condenser D 1 : diode

Q1: 트랜지스터 Tr1: 전계효과트랜지스터Q 1 : Transistor Tr 1 : Field Effect Transistor

OP1-OP4: 오피앰프 OG1: 오아게이트OP 1 -OP 4 : Op Amp OG 1 : Oagate

NA1: 낸드게이트 LED1: 발광다이오드NA 1 : NAND gate LED 1 : Light emitting diode

본 고안은 VCR의 튜닝회로에 관한 것으로 특히, 발광다이오드등과 같은 표시장치를 통해 정확한 튜닝 위치를 찾을 수 있도록 하여 보다 선명한 영상을 제공하도록 한 튜닝 지시회로에 관한 것이다.The present invention relates to a tuning circuit of a VCR, and more particularly, to a tuning instruction circuit that provides a clearer image by finding an accurate tuning position through a display device such as a light emitting diode.

종래에는 튜너를 이용하여 비디오 신호를 수신하는데 있어서 정확한 튜닝이 이루어졌는지를 알리는 표시장치가 없어 정확한 튜닝이 이루어 졌는지를 알 수 없었으며, 이에 따라 화면이 선명하지 못하다는 문제점이 있었다.In the related art, there is no display device indicating whether the tuning is correct when receiving a video signal using a tuner, and thus it is not known whether the tuning is accurate. Therefore, the screen is not clear.

본 고안은 상기 문제점을 해결하고자한 것으로 그의 기술 내용을 첨부한 도면을 참조하여 설명하면 다음과 같다.The present invention is intended to solve the above problems and will be described below with reference to the accompanying drawings.

첨부도면 제1도는 본 고안의 회로도로서 중간 주파 증폭부(1), 비디오 신호검파부(2), 동기분리부(3), 위상비교부(5), 가산부(6), 수평발진부(7), 제1비교부 (8)를 상호 접속하고, 상기 동기 분리부(3)의 출력측에 오피앰프(OP3), 다이오드 (D1), 전계효과트랜지스터(TR1), 콘덴서(C1), 저항(R7)으로 이루어져 신호의 피크치를 검파하기 위한 피크 검파부(4)를 접속하고, 상기 비디오 신호 검파부(2)의 출력측에 이의 출력전압과 기준전압을 비교하는 오피앰프(OP1)(OP2), 저항(R1-R4)으로 이루어진 제1비교부(9)를 접속하고, 상기 제2비교부(9)의 출력측에 오아게이프(OG1)와 낸드게이트(NA1)로 이루어진 논리게이트(10)를 접속하고, 상기 제1비교부(8)에 출력신호를 스위칭시키기 위한 트랜지스터(Q1)를 가진 스위치부(11)를 접속하고, 상기 논리 게이트(10)와 스위치부(11)의 출력측에 공통으로 튜닝위치를 표시하기 위한 발광다이오드(LED1)로 이루어진 발광부(12)를 접속하고, 상기 피크검파부(4)와 논리게이트(10)사이에 오피앰프(OP4)와 저항(R5)(R6)으로 이루어져 기준 전압과 피크검파부(4)의 출력 전압을 비교하는 제3비교부(13)를 접속하여서 이루어진다.1 is a circuit diagram of the present invention, an intermediate frequency amplifier 1, a video signal detector 2, a synchronization separator 3, a phase comparator 5, an adder 6, and a horizontal oscillator 7 ), The first comparator 8 is connected to each other, and the op amp OP 3 , the diode D 1 , the field effect transistor TR 1 , and the capacitor C 1 are connected to the output side of the sync separator 3 . An op amp (OP 1 ) having a resistor (R 7 ) connected to a peak detector (4) for detecting the peak value of the signal, and comparing the output voltage and the reference voltage to the output side of the video signal detector (2). ) OP 2 and a first comparator 9 composed of resistors R 1 -R 4 are connected to each other, and an ogauge OG 1 and a NAND gate NA are provided at an output side of the second comparator 9. 1 ) connects a logic gate 10 made of 1 ), connects a switch section 11 having a transistor Q 1 for switching an output signal to the first comparison section 8, and the logic gate 10. Switch with Connecting the LED light emitting part 12 made of a (LED 1) for displaying the tuning position in common to the output side of 11, and between the peak detector 4 and the logic gate (10) the operational amplifier (OP 4 ) and a resistor (R 5 ) (R 6 ), by connecting a third comparison unit (13) for comparing the reference voltage and the output voltage of the peak detector (4).

상기한 바와 같이 구성된 본 고안의 동작 및 작용효과는 다음과 같다.The operation and effect of the present invention configured as described above are as follows.

중간 주파증폭부(1)와 비디오 신호 검파부(2)를 거쳐 출력된 신호는 동기 분리부(3)와 제2비교부(9)의 오피앰프(OP1, OP2)에 입력되어 오피앰프(OP1, OP2)에 입력된 신호는 그의 반전단자로 인가되는 저항(R1-R4)에 의한 기준전압에 의해 비교된후 제2a, b의 파형으로 각각 출력된다.The signal output through the intermediate frequency amplifier 1 and the video signal detector 2 is input to the op amps OP 1 and OP 2 of the sync separator 3 and the second comparator 9 to be operated. The signals input to (OP 1 , OP 2 ) are compared with reference voltages by resistors R 1 -R 4 applied to their inverting terminals, and then output as waveforms of 2a and b, respectively.

또한 동기 분리기(3)로 입력된 신호는 감산기(6)와 피크검파부(4)로 인가되는데 피크검파부(4)로 부터의 출력은 제3비교부(13)의 오피앰프(OP4)에 의해 첨부도면 제2c도와 같이 출력되어 낸드게이트(AN1)에 입력된다.In addition, the signal input to the synchronous separator 3 is applied to the subtractor 6 and the peak detector 4, and the output from the peak detector 4 is the op amp OP 4 of the third comparator 13. 2 is outputted as shown in FIG. 2C and input to the NAND gate AN 1 .

이때 낸드게이트(NA1)에는 오피앰프(OP1, OP2)의 출력이 상기 낸드게이트(NA1)와 함께 논리게이트(10)를 이루는 오아게이트(OG1)에 의해 제2d도와 같이 출력되어 입력되므로 낸드게이트(NA1)의 출력은 제2e도와 같이 된다.At this time, the NAND gate (NA 1) is outputted as the 2d help by the operational amplifier (OP 1, OP 2) Iowa gate (OG 1) output constituting the logic gate 10 with the NAND gate (NA 1) of Since it is input, the output of the NAND gate NA 1 is as shown in FIG. 2E.

이 출력파형이 발광부(12)의 발광다이오드(LED1)에 인가되어 t1에서 t2시간까지 발광다이오드(LED1)가 동작을 하게되는데 만일 동기신호가 없을때에는 제1비교부(8)의 출력이 트랜지스터(Q1)의 베이스에 인가되어 트랜지스터(Q1)가 온되므로 발광다이오드(LED1)가 동작되지 않는다.The output waveform is there is to the light emitting diode is applied to the (LED 1) emit light at t 1 to t 2 sigan diode (LED 1) operation of the light emitting part 12 when there is no ten thousand and one synchronizing signal a first comparison section (8) the output is applied to the base of the transistor (Q 1) transistor (Q 1) does not become turned on, so the light emitting diode (LED 1) operation.

상기한 바와 같이 본 고안은 발광다이오드와 같은 표시 장치를 통해 정확한 튜닝 위치를 찾을 수 있어 보다 선명한 화면을 얻을 수 있는 효과를 갖게된다.As described above, the present invention can find an accurate tuning position through a display device such as a light emitting diode, and thus has an effect of obtaining a clearer screen.

Claims (1)

중간주파 증폭부(1)와 비디오 신호검파부(2) 및 동기분리부(3)등을 가진 VCR의 튜닝회로에 있어서, 상기 비디오 신호검파부(2)로 부터 검파된 비디오 신호의 출력전압과 기준전압을 비교하는 제2비교부(9)와, 상기 동기 분리부(3)로 부터 나오는 신호의 피크치를 검파하기 위한 피크 검파부(4)와, 상기 피크검파부(4)의 검파출력과 기준전압을 비교하는 제3비교부(13)와, 상기 제2비교부(9)와 제3비교부(13)의 출력을 논리화시키는 논리게이트(10)와, 상기 동기 분리부(3)로 부터 가산기(6)와 제1비교부(8)를 통한 출력에 의해 스위칭되는 스위칭부(11)와, 상기 논리게이트(10)와 스위칭부(11)에 공통 접속되어 튜닝위치를 발광 다이오드(LED1)로 표시하여 주는 발광부(12)를 구비하여서 이루어짐을 특징으로 하는 VCR의 튜닝 지시회로.In a tuning circuit of a VCR having an intermediate frequency amplifier 1, a video signal detector 2, a synchronization separator 3, and the like, an output voltage of a video signal detected from the video signal detector 2 and A second comparator 9 for comparing a reference voltage, a peak detector 4 for detecting a peak value of a signal from the synchronous separator 3, and a detection output of the peak detector 4; A third comparator 13 for comparing a reference voltage, a logic gate 10 for logic output of the second comparator 9 and the third comparator 13, and the synchronous separator 3 From the switching unit 11 switched by the output through the adder 6 and the first comparing unit 8 and the logic gate 10 and the switching unit 11 are commonly connected to the tuning position of the light emitting diode (LED). 1 ) A tuning instruction circuit for a VCR, comprising a light emitting unit 12 indicated by 1 ).
KR2019880009614U 1988-06-22 1988-06-22 Tuning indicating circuit for vcr KR930005145Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019880009614U KR930005145Y1 (en) 1988-06-22 1988-06-22 Tuning indicating circuit for vcr

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019880009614U KR930005145Y1 (en) 1988-06-22 1988-06-22 Tuning indicating circuit for vcr

Publications (2)

Publication Number Publication Date
KR900001382U KR900001382U (en) 1990-01-18
KR930005145Y1 true KR930005145Y1 (en) 1993-08-09

Family

ID=19276541

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019880009614U KR930005145Y1 (en) 1988-06-22 1988-06-22 Tuning indicating circuit for vcr

Country Status (1)

Country Link
KR (1) KR930005145Y1 (en)

Also Published As

Publication number Publication date
KR900001382U (en) 1990-01-18

Similar Documents

Publication Publication Date Title
KR860003728A (en) Focus area change circuit
KR860003722A (en) Multi-Scan TV Receiver
US4425576A (en) Picture stabilizing circuit in color television receiver
US4894719A (en) Synchronizing signal automatic selecting circuit
KR930005145Y1 (en) Tuning indicating circuit for vcr
KR870003653A (en) Video signal processing system
KR960030639A (en) Clamp pulse generating circuit
FI85087B (en) KOPPLINGSARRANGEMANG FOER TELEVISIONSMOTTAGARE MED EN ANORDNING FOER ATT ALSTRA EN IDENTIFIERINGSSIGNAL.
KR850000661Y1 (en) Tunning indicator
KR910001575Y1 (en) On-screen indicator circuit using display dot
KR910008287Y1 (en) Jitter clear circuit of color tv
KR940006821Y1 (en) Horizontal synchronization signal detection circuit
KR960009908Y1 (en) Recording control circuit
US4567520A (en) Television circuit arrangement for determining in a video signal frame periods comprising two field periods
US4846579A (en) Frequency-voltage converting circuit
KR880001271Y1 (en) Synchronizing signal of a video camera
KR890001356Y1 (en) Integrated circuit of digital synchroning signal
KR0130820B1 (en) Horizontal vertical sync changing
JPH084781Y2 (en) Signal detection circuit
KR0164527B1 (en) Circuit for controlling input-polarity of synchronization signals
KR840001114Y1 (en) Feld dectecting circuit in video signal
KR890005751Y1 (en) Picture signal control circuit
KR900009251Y1 (en) Gate signal generating circuit for special information
KR910002116Y1 (en) Audio video input signal automatic converted circuits
KR950007512Y1 (en) Input signal automatic selection circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19971229

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee