KR930004875A - Parallel Processing System by Multiple Processors - Google Patents

Parallel Processing System by Multiple Processors Download PDF

Info

Publication number
KR930004875A
KR930004875A KR1019910013579A KR910013579A KR930004875A KR 930004875 A KR930004875 A KR 930004875A KR 1019910013579 A KR1019910013579 A KR 1019910013579A KR 910013579 A KR910013579 A KR 910013579A KR 930004875 A KR930004875 A KR 930004875A
Authority
KR
South Korea
Prior art keywords
parallel processing
processing system
multiple processors
processor
dram
Prior art date
Application number
KR1019910013579A
Other languages
Korean (ko)
Inventor
임종승
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019910013579A priority Critical patent/KR930004875A/en
Publication of KR930004875A publication Critical patent/KR930004875A/en

Links

Landscapes

  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)

Abstract

내용 없음.No content.

Description

다중 프로세서에 의한 패러렐 프로세싱 시스템Parallel Processing System by Multiple Processors

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 패러렐 프로세싱 시스템 블럭도,1 is a parallel processing system block diagram of the present invention;

제2도는 제1도에 따른 인터페이스의 제어 흐름도,2 is a control flowchart of an interface according to FIG. 1;

제3도는 제1도에 따른 패러렐 프로세싱 제어 흐름도.3 is a parallel processing control flow chart according to FIG.

Claims (1)

호스트 컴퓨터(1)와, 프로세서(7)(7′)에서 프로세싱을 위해 필요한 데이타 및 프로그램을 저장하는 로컬메모리(3)(3′)와, 디램(DRAM)으로 이루어진 글로벌 데이타 메모리 (6)와, 로컬메모리(3)(3′) 및 글로벌 데이타 메모리(6)의 버스를 제어하기 위한 버퍼 제어 로직부(8)(8′)로 구성된 패러렐 프로세싱 시스템에 있어서, 상기 호스트 컴퓨터(1)와 프로세서(7)(7′)의 통신을 송수신하는 호스트 인터페이스 로직부(2)와, 상기 프로세서(7)(7′)간의 데이타 송,수신이 제어하는 인터프로세서 컴뮤니케이션 로직부(4)와, 패러렐 프로세싱이 가능토록 중재하는 중재로직부(5)로 구성함을 특징으로 하는 다중 프로세서에 의한 패러렐 프로세싱 시스템.A global data memory (6) consisting of a host computer (1), a local memory (3) (3 ') for storing data and programs for processing in the processor (7) (7'), and a DRAM (DRAM); A parallel processing system comprising a buffer control logic section (8) (8 ') for controlling a bus of a local memory (3) (3') and a global data memory (6), said host computer (1) and a processor. (7) a host interface logic unit (2) for transmitting and receiving communication of (7 '), an interprocessor communication logic unit (4) controlled by data transmission and reception between the processor (7) (7'), and parallel processing A parallel processing system by multiple processors, characterized by comprising an arbitration logic section (5) intervening to enable this. ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.※ Note: This is to be disclosed by the original application.
KR1019910013579A 1991-08-06 1991-08-06 Parallel Processing System by Multiple Processors KR930004875A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910013579A KR930004875A (en) 1991-08-06 1991-08-06 Parallel Processing System by Multiple Processors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910013579A KR930004875A (en) 1991-08-06 1991-08-06 Parallel Processing System by Multiple Processors

Publications (1)

Publication Number Publication Date
KR930004875A true KR930004875A (en) 1993-03-23

Family

ID=67310256

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910013579A KR930004875A (en) 1991-08-06 1991-08-06 Parallel Processing System by Multiple Processors

Country Status (1)

Country Link
KR (1) KR930004875A (en)

Similar Documents

Publication Publication Date Title
KR970029121A (en) Memory Data Path Control System in Parallel Processing Computer System
KR910003498A (en) Microprocessor
KR930008606A (en) Devices to Prevent Processor Deadlocks in Multiprocessor Systems
JPS6446136A (en) Central processor for digital computer
KR950012175A (en) Apparatus for coordinating access requests from a plurality of processors
KR930004875A (en) Parallel Processing System by Multiple Processors
JPH0589056A (en) Multi processor communication system and device therefor
KR970072879A (en) Interprocessor communication method in an exchange
KR960042391A (en) DM controller in high speed medium computer system
KR960007835B1 (en) Common memory access device for multi-processor
KR870001937Y1 (en) Dual port system using ilbx in the computer with multi-bus
KR940022284A (en) Access Control Method of Shared Memory
KR950024080A (en) Cache Data Transmitter in Multiprocessor System
KR970055873A (en) Processor-to-Node Matching Device
KR910018918A (en) How to Program Subprocessors in RAM in Multiprocessor Systems
KR920013130A (en) I / O Processor Using Data Buffer RAM
KR890010724A (en) Access arbitration control system between microprocessors
Duvanenko Two writes make a read
JPH0449446A (en) System for controlling plural caches
KR970049517A (en) Data Transfer Method of ISDN Board in High Speed Medium Computers
KR940024588A (en) Computer Data Multiprocessing System
KR910001566A (en) Common Memory Access
KR950012221A (en) Cache Data Transmitter in Multiprocessor System
KR940002723A (en) Multiprocessor Interface Unit
KR930008614A (en) Communication system using dual port ram

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application