KR930002949A - High Speed SCSI Host Adapter - Google Patents

High Speed SCSI Host Adapter Download PDF

Info

Publication number
KR930002949A
KR930002949A KR1019910013049A KR910013049A KR930002949A KR 930002949 A KR930002949 A KR 930002949A KR 1019910013049 A KR1019910013049 A KR 1019910013049A KR 910013049 A KR910013049 A KR 910013049A KR 930002949 A KR930002949 A KR 930002949A
Authority
KR
South Korea
Prior art keywords
microprocessor
local microprocessor
local
system bus
data
Prior art date
Application number
KR1019910013049A
Other languages
Korean (ko)
Inventor
변상현
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019910013049A priority Critical patent/KR930002949A/en
Priority to JP3317052A priority patent/JPH0546532A/en
Publication of KR930002949A publication Critical patent/KR930002949A/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)

Abstract

내용 없음.No content.

Description

고속 SCSI호스트 어댑터High Speed SCSI Host Adapter

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 개인용 컴퓨터 시스탬의 구성도,1 is a schematic diagram of a personal computer system,

제2도는 본 발명의 블럭도.2 is a block diagram of the present invention.

Claims (1)

호스트 마이크로프로세서(14)와 시스템메모리(15) 및 시스템 버스(13)를 포함하는 개인용컴퓨터와, 이 개인용 컴퓨터의 주변장치와의 사이에 상호통신을 수행하는 SCSI제어기(1)를 구비한 인터페이스장치에 있어서, 상기 SCSI제어기(1) 및 상기 인터페이스 장치의 내부 로컬버스를 관리하고 데이타 전송에 관련된 작업을 수행하는 로컬마이크로 프로세서(2)와, 상기 로컬마이크로프로세서(2)에 연결되고 상기 로컬마이크로 프로세서(2)의 동작을 제어하는 수단이 저장된 ROM(6)과, 상기 로컬마이크로프로세서(2)와 상기 시스템버스(13)에 연결되고 상기 주변장치가 상기 개인용컴퓨터로 데이타 전송을 요구하는 경우 상기 개인용 컴퓨터로부터 상기 시스템버스(13)를 통하여 전송되는 번지를 해독하여 상기 로컬마이크로프로세서(2)에 전송하는 입/출력포트(8)와, 전송되는 데이타를 일시적으로 저장하기 위한 데이타버퍼(9∼11)와, 어드레스를 전달 및 제어하는 어드레스버퍼(12)와, 상기 SCSI제어기(1)를 통하여 데이타가 전송될때 상기 시스템버스(13)의 점유율을 최소로하기 위해 상기 SCSI SCSI제어기(1)에 연결된 선입선출 수단(5)과, 상기 데이타버퍼(9)와 상기 데이타버퍼 (11)를 통하여 각각 상기 로컬마이크로프로세서(2)와 상기 시스템버스(13)에 연결되고 상기 호스트마이크로프로세서(14)와 상기 로컬마이크로 프로세서(2) 간의 통신을 수행하는 듀얼포트 RAM(3)과, 상기 데이타버퍼(10)를 통하여 상기 듀얼 포트 RAM(3)에 연결됨과 아울러 상기 SCSI제어기(1) 및 상기 로컬마이크로프로세서(2)에 연결되고 상기 로컬 마이크로프로세서(2)로 부터 입력되는 신호에 의해 상기 SCSI제어기(1)와 상기 선입선출수단(5) 및 상기 버퍼(9-12)를 제어하는 디코더(4) 및, 상기 로컬마이크로프로세서(2)가 상기 로컬버스를 관리하도록 상기 개인용컴퓨터로부터 상기 시스템버스(13)를 통하여 입력되는 신호와 상기 로컬마이크로프로세서(2)로부터 입력되는 신호를 해독하는 버스제어기(7)를 포함하는 것을 특징으로하는 고속 SCSI호스트 어댑터.An interface device having a personal computer including a host microprocessor 14, a system memory 15, and a system bus 13, and a SCSI controller 1 which communicates with a peripheral device of the personal computer. A local microprocessor (2) for managing internal local buses of the SCSI controller (1) and the interface device and performing tasks related to data transfer, and connected to the local microprocessor (2) and the local microprocessor A ROM 6 having stored therein means for controlling the operation of the device 2, connected to the local microprocessor 2 and the system bus 13, and when the peripheral device requests data transfer to the personal computer. An input / output port 8 for decoding the address transmitted from the computer through the system bus 13 and transmitting it to the local microprocessor 2; A data buffer 9 to 11 for temporarily storing the transmitted data, an address buffer 12 for transferring and controlling an address, and the data of the system bus 13 when data is transferred through the SCSI controller 1; In order to minimize the occupancy, the first-in, first-out means 5 connected to the SCSI SCSI controller 1 and the local microprocessor 2 and the system bus, respectively, through the data buffer 9 and the data buffer 11, respectively. A dual port RAM 3 connected to the host microprocessor 14 and performing communication between the host microprocessor 14 and the local microprocessor 2, and through the data buffer 10 to the dual port RAM 3. In addition, the SCSI controller 1 and the first-in first-out means 5 and the signal connected to the SCSI controller 1 and the local microprocessor 2 and input from the local microprocessor 2 are connected. Buffer (9-12) A signal input from the personal computer through the system bus 13 and a signal input from the local microprocessor 2 so as to control the decoder 4 and the local microprocessor 2 to manage the local bus. High speed SCSI host adapter, characterized in that it comprises a bus controller (7) for decrypting. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910013049A 1991-07-29 1991-07-29 High Speed SCSI Host Adapter KR930002949A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1019910013049A KR930002949A (en) 1991-07-29 1991-07-29 High Speed SCSI Host Adapter
JP3317052A JPH0546532A (en) 1991-07-29 1991-11-29 High-speed scsi host adaptor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910013049A KR930002949A (en) 1991-07-29 1991-07-29 High Speed SCSI Host Adapter

Publications (1)

Publication Number Publication Date
KR930002949A true KR930002949A (en) 1993-02-23

Family

ID=19317967

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910013049A KR930002949A (en) 1991-07-29 1991-07-29 High Speed SCSI Host Adapter

Country Status (2)

Country Link
JP (1) JPH0546532A (en)
KR (1) KR930002949A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001216249A (en) * 2000-02-02 2001-08-10 Olympus Optical Co Ltd Terminal equipment for wiring saving control system

Also Published As

Publication number Publication date
JPH0546532A (en) 1993-02-26

Similar Documents

Publication Publication Date Title
US5335322A (en) Computer display system using system memory in place or dedicated display memory and method therefor
KR930016873A (en) Computer system and system memory access control method
KR930016888A (en) Computer system and system memory access control method
KR20040044366A (en) Shared memory data transfer apparatus
KR900013402A (en) High speed bus with virtual memory data transfer capability
US4878173A (en) Controller burst multiplexor channel interface
EP0789302B1 (en) Communication network end station and adaptor card
EP0473059B1 (en) Communication control system
KR930002949A (en) High Speed SCSI Host Adapter
US5640570A (en) Information handling system for transmitting contents of line register from asynchronous controller to shadow register in another asynchronous controller determined by shadow register address buffer
US20040230717A1 (en) Processing device
EP0568678B1 (en) Device for transmission of data
KR100308113B1 (en) Data processing system
KR100393983B1 (en) Data Transmit Device For Improvement Processor Over Load
KR0126597Y1 (en) Apparatus for transffering the data using fast system bus
KR960032662A (en) Synchronous / Asynchronous Bus Interface
KR100265056B1 (en) Interface method between processor and serial input/output controller
KR100200690B1 (en) Blank data processing method in printer
JPH02186462A (en) Bus transfer controller
JPH02112039A (en) Buffer storage device
KR960042391A (en) DM controller in high speed medium computer system
JPH0937000A (en) Printer
KR970016983A (en) Global bus matching device using buffer
KR960024861A (en) Printer parallel interface control device and method
KR100227312B1 (en) Network interface module

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination