KR960024861A - Printer parallel interface control device and method - Google Patents

Printer parallel interface control device and method Download PDF

Info

Publication number
KR960024861A
KR960024861A KR1019940039195A KR19940039195A KR960024861A KR 960024861 A KR960024861 A KR 960024861A KR 1019940039195 A KR1019940039195 A KR 1019940039195A KR 19940039195 A KR19940039195 A KR 19940039195A KR 960024861 A KR960024861 A KR 960024861A
Authority
KR
South Korea
Prior art keywords
interface control
dma controller
parallel data
host
dma
Prior art date
Application number
KR1019940039195A
Other languages
Korean (ko)
Other versions
KR0157253B1 (en
Inventor
심흥보
Original Assignee
구자홍
Lg 전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 구자홍, Lg 전자 주식회사 filed Critical 구자홍
Priority to KR1019940039195A priority Critical patent/KR0157253B1/en
Publication of KR960024861A publication Critical patent/KR960024861A/en
Application granted granted Critical
Publication of KR0157253B1 publication Critical patent/KR0157253B1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/12Digital output to print unit, e.g. line printer, chain printer
    • G06F3/1293Printer information exchange with computer
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4265Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus
    • G06F13/4269Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus using a handshaking protocol, e.g. Centronics connection
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/00127Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture
    • H04N1/00204Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server
    • H04N1/00236Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server using an image reading or reproducing device, e.g. a facsimile reader or printer, as a local input to or local output from a computer
    • H04N1/00238Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server using an image reading or reproducing device, e.g. a facsimile reader or printer, as a local input to or local output from a computer using an image reproducing device as a local output from a computer
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/00127Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture
    • H04N1/00204Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server
    • H04N1/00236Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server using an image reading or reproducing device, e.g. a facsimile reader or printer, as a local input to or local output from a computer
    • H04N1/00241Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server using an image reading or reproducing device, e.g. a facsimile reader or printer, as a local input to or local output from a computer using an image reading device as a local input to a computer
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0004Parallel ports, e.g. centronics

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Record Information Processing For Printing (AREA)
  • Computer And Data Communications (AREA)

Abstract

본 발명은 직접 메모리 억세스(DMA)방식을 이용하는 프린터의 병렬 인터페이스 제어장치 및 방법에 관한 것으로서, 중앙처리장치와, 상기 중앙처리장치에 인터럽트 신호를 출력하는 CMA 제어기와, 상기 DMA 제어기에 DMA 요구신호 및 병렬 데이타를 공급하고 호스트와 연결된 인터페이스 제어회로와, 상기 DMA 제어기로부터 병렬 데이타를 제공받는 입력 버퍼로 구성된 것을 특징으로 한다.The present invention relates to an apparatus and method for parallel interface control of a printer using a direct memory access (DMA) method, comprising: a central processing unit, a CMA controller for outputting an interrupt signal to the central processing unit, and a DMA request signal to the DMA controller; And an interface control circuit for supplying parallel data and connected to the host, and an input buffer for receiving parallel data from the DMA controller.

본 발명에 의한 프린터의 병렬 인터페이스 제어장치 및 방법은 호스트에서 데이타가 입력될 때, DMA 제어기를 사용시 바이트 단위로 데이타 전송이 가능하므로 호스트에서 기존의 방법으로 데이타 전송을 할 수 있고, 전송되는 데이타를 DMA 제어기에서 처리하기 때문에 데이타의 전송효율이 높아지는 효과가 있다.The apparatus and method for parallel interface control of a printer according to the present invention can transmit data in a byte unit when a data is input from the host, using a DMA controller. Processing by the DMA controller has an effect of increasing data transmission efficiency.

Description

프린터의 병렬 인터페이스 제어장치 및 방법.Parallel interface control device and method of printer.

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 종래기술에 의한 프린터의 병렬 인터페이스 제어장치의 구성회로도, 제2도는 본 발명에 의한 프린터의 인터페이스 제어장치의 구성회로도이다.1 is a configuration circuit diagram of a parallel interface control apparatus of a printer according to the prior art, and FIG. 2 is a configuration circuit diagram of an interface control apparatus of a printer according to the present invention.

Claims (2)

중앙처리장치와, 상기 중앙처리장치에 인터럽트 신호를 출력하는 DMA 제어기와, 상기 DMA 제어기에 DMA 요구신호 및 병렬 데이타를 공급하고 호스트와 연결된 인터페이스 제어회로와, 상기 DMA 제어기로부터 병렬 데이타를 제공받는 입력버퍼로 구성된 것을 특징으로 하는 프린터의 병렬 인터페이스 제어장치.A central processing unit, a DMA controller for outputting an interrupt signal to the central processing unit, an interface control circuit for supplying DMA request signals and parallel data to the DMA controller and connected to a host, and an input for receiving parallel data from the DMA controller; Parallel interface control device for a printer, characterized in that configured as a buffer. DMA 제어기를 DMAA 레지스터, DMACN 레지스터 및 중앙처리장치의 Host-tail 레지스터를 초기화하는 과정과, 인터페이스 제어회로를 동작시켜 호스트로부터 입력되는 병렬 데이타의 흐름을 제어하는 과정과, DMA 제어기를 동작시켜 입력버퍼의 남아 있는 공간에 병렬 데이타를 저장하는 과정과, 입력버퍼에 저장된 병렬 데이타를 처리하는 과정으로 이루어진 것을 특징으로 하는 프린터의 병렬 인터페이스 제어방법.Initializing the DMAA register, the DMACN register, and the host-tail register of the central processing unit, operating the interface control circuit to control parallel data flow from the host, and operating the DMA controller to operate the input buffer. A parallel interface control method for a printer, comprising: storing parallel data in the remaining space of a; and processing parallel data stored in an input buffer. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940039195A 1994-12-30 1994-12-30 Parrallel interface controlling method KR0157253B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940039195A KR0157253B1 (en) 1994-12-30 1994-12-30 Parrallel interface controlling method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940039195A KR0157253B1 (en) 1994-12-30 1994-12-30 Parrallel interface controlling method

Publications (2)

Publication Number Publication Date
KR960024861A true KR960024861A (en) 1996-07-20
KR0157253B1 KR0157253B1 (en) 1998-11-16

Family

ID=19405320

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940039195A KR0157253B1 (en) 1994-12-30 1994-12-30 Parrallel interface controlling method

Country Status (1)

Country Link
KR (1) KR0157253B1 (en)

Also Published As

Publication number Publication date
KR0157253B1 (en) 1998-11-16

Similar Documents

Publication Publication Date Title
KR960025719A (en) First-in, first-out buffer with adjustable depth and width
KR970076288A (en) Method and apparatus for providing a portable computer having a hot pluggable modular bay
KR860006743A (en) Data processing systems
KR960009411A (en) Interverse buffer
KR970007654A (en) Method and apparatus for data transmission in a controller
KR100403404B1 (en) Bidirectional parallel signal interface
US5640570A (en) Information handling system for transmitting contents of line register from asynchronous controller to shadow register in another asynchronous controller determined by shadow register address buffer
KR960024861A (en) Printer parallel interface control device and method
KR930006905A (en) Bus controller operation system integrated in one chip with main controller
KR19990026343A (en) Adaptive Interface Circuitry for Serial and Serial Data Transmission
KR970002412B1 (en) Communication coprocessor board capable of using dma
KR970071294A (en) A direct memory access (DMA) device using a serial communication controller (SCC)
KR940004449A (en) I / O processor for medium and large computer with QUEUE
KR100606698B1 (en) Interfacing apparatus
KR970012172A (en) BUS CONTROLLER DEVICE FOR MULTI-Microprocessors
KR960042391A (en) DM controller in high speed medium computer system
KR930002949A (en) High Speed SCSI Host Adapter
KR970016898A (en) Data processor and access method
KR960042301A (en) Direct I / O Access Device
KR960039747A (en) Video data transmission device using ATM terminal card
KR970076204A (en) Multi-interrupt processing device of data input / output card
KR940002723A (en) Multiprocessor Interface Unit
KR960024922A (en) Microprocessor system with program loader
KR970020450A (en) Printer
KR890017912A (en) Pseudo-DMA transmitter

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030707

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee