KR930001307A - Manufacturing Method of Semiconductor Device - Google Patents

Manufacturing Method of Semiconductor Device Download PDF

Info

Publication number
KR930001307A
KR930001307A KR1019910009998A KR910009998A KR930001307A KR 930001307 A KR930001307 A KR 930001307A KR 1019910009998 A KR1019910009998 A KR 1019910009998A KR 910009998 A KR910009998 A KR 910009998A KR 930001307 A KR930001307 A KR 930001307A
Authority
KR
South Korea
Prior art keywords
manufacturing
semiconductor device
insulating film
substrate
ion implantation
Prior art date
Application number
KR1019910009998A
Other languages
Korean (ko)
Inventor
신철호
선용빈
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019910009998A priority Critical patent/KR930001307A/en
Publication of KR930001307A publication Critical patent/KR930001307A/en

Links

Landscapes

  • Element Separation (AREA)
  • Local Oxidation Of Silicon (AREA)

Abstract

내용 없음No content

Description

반도체 장치의 제조방법Manufacturing Method of Semiconductor Device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 제조공정도.1 is a manufacturing process diagram according to the present invention.

제2도는 본 발명에 따른 특성도.2 is a characteristic view according to the present invention.

Claims (5)

반도체 장치의 제조방법에 있어서, 제1도전형의 반도체 기판상의 소자분리영역과 소자영역에 각각 소자분리용 절연막과 제1절연막을 형성하는 제1공정과, 상기 기관 상부로 부터 상기 기판 물질을 소정의 도우즈로 이온주입한 후 열처리를 실시하는 제2공정과, 상기 제1절연막을 제거한 뒤 노출된 기판 상면에 제2절연막을 형성하는 제3공정을 순차적으로 구비함을 특징으로 하는 반도체 장치의 제조방법.A method of manufacturing a semiconductor device, comprising: a first step of forming a device isolation insulating film and a first insulating film in a device isolation region and a device region on a semiconductor substrate of a first conductivity type; And a third step of performing a heat treatment after ion implantation at a dose thereof, and a third step of forming a second insulating film on the exposed upper surface of the substrate after removing the first insulating film. Manufacturing method. 제1항에 있어서, 상기 기판이 실리콘 기판임을 특징으로 하는 반도체 장치의 제조방법.The method of claim 1, wherein the substrate is a silicon substrate. 제2항에 있어서, 상기 제2공정의 이온 주입이 실리콘을 1.0E11∼1.0E15ions/㎠의 도우즈로 이온 주입함에 의한 것임을 특징으로 하는 반도체 장치의 제조방법.The method of manufacturing a semiconductor device according to claim 2, wherein the ion implantation of the second step is performed by ion implantation of silicon into a dose of 1.0E11 to 1.0E15ions / cm 2. 제1항에 있어서, 상기 제2공정의 열처리가 질소분위기에서 820℃∼950℃의 온도로 10분∼60분정도 실시됨을 특징으로 하는 반도체 장치의 제조방법.The method of manufacturing a semiconductor device according to claim 1, wherein the heat treatment of the second step is performed at a temperature of 820 ° C to 950 ° C for about 10 minutes to 60 minutes in a nitrogen atmosphere. 제1항에 있어서, 상기 제1 및 제2절연막이 산화막임을 특징으로 하는 반도체 장치의 제조방법.The method of claim 1, wherein the first and second insulating films are oxide films. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910009998A 1991-06-17 1991-06-17 Manufacturing Method of Semiconductor Device KR930001307A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910009998A KR930001307A (en) 1991-06-17 1991-06-17 Manufacturing Method of Semiconductor Device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910009998A KR930001307A (en) 1991-06-17 1991-06-17 Manufacturing Method of Semiconductor Device

Publications (1)

Publication Number Publication Date
KR930001307A true KR930001307A (en) 1993-01-16

Family

ID=67440700

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910009998A KR930001307A (en) 1991-06-17 1991-06-17 Manufacturing Method of Semiconductor Device

Country Status (1)

Country Link
KR (1) KR930001307A (en)

Similar Documents

Publication Publication Date Title
KR890003028A (en) Manufacturing method of high resistance polycrystalline silicon
JPS55113335A (en) Manufacture of semiconductor device
KR940007970A (en) Semiconductor substrate processing method
KR930001307A (en) Manufacturing Method of Semiconductor Device
KR880011888A (en) Manufacturing Method of Semiconductor Device
JPS55140142A (en) Field-effect semiconductor sensor and its manufacture
JPS57160132A (en) Manufacture of semiconductor device
JPS55107229A (en) Method of manufacturing semiconductor device
KR970003447A (en) Annealing method of source / drain regions of MOS transistors
KR890005885A (en) Manufacturing method of bipolar transistor
KR950021261A (en) Method for manufacturing a MOS transistor having a source / drain region and silicide of a shallow junction
KR940010387A (en) Semiconductor device manufacturing method
KR950009978A (en) Manufacturing method of morph transistor
JPS6449266A (en) Transistor
KR980005359A (en) Manufacturing method of semiconductor device
KR960026929A (en) Transistor Manufacturing Method
KR920017171A (en) Method of forming buried layer of bipolar transistor
KR970063666A (en) Device isolation method of semiconductor device
KR920015604A (en) Device isolation method of semiconductor device
KR960026395A (en) Method for forming conductive layer of semiconductor device
JPS5693315A (en) Manufacture of semiconductor device
KR920016611A (en) Metal silicide protective layer manufacturing method
KR950021011A (en) Method for manufacturing device insulation oxide film using high concentration oxygen ion implantation
KR920022487A (en) Device Separation Method of Semiconductor Device
KR920020636A (en) Manufacturing process of semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
SUBM Submission of document of abandonment before or after decision of registration