KR920022686A - 위상동기 루프의 락 검출 시스템 - Google Patents

위상동기 루프의 락 검출 시스템 Download PDF

Info

Publication number
KR920022686A
KR920022686A KR1019910007868A KR910007868A KR920022686A KR 920022686 A KR920022686 A KR 920022686A KR 1019910007868 A KR1019910007868 A KR 1019910007868A KR 910007868 A KR910007868 A KR 910007868A KR 920022686 A KR920022686 A KR 920022686A
Authority
KR
South Korea
Prior art keywords
lock
phase
detection system
data
locked loop
Prior art date
Application number
KR1019910007868A
Other languages
English (en)
Other versions
KR930008433B1 (ko
Inventor
방대성
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019910007868A priority Critical patent/KR930008433B1/ko
Priority to US07/880,774 priority patent/US5307382A/en
Priority to JP4122216A priority patent/JPH05218897A/ja
Priority to TW084208239U priority patent/TW316019U/zh
Priority to DE4216148A priority patent/DE4216148C2/de
Publication of KR920022686A publication Critical patent/KR920022686A/ko
Application granted granted Critical
Publication of KR930008433B1 publication Critical patent/KR930008433B1/ko

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03JTUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J5/00Discontinuous tuning; Selecting predetermined frequencies; Selecting frequency bands with or without continuous tuning in one or more of the bands, e.g. push-button tuning, turret tuner
    • H03J5/02Discontinuous tuning; Selecting predetermined frequencies; Selecting frequency bands with or without continuous tuning in one or more of the bands, e.g. push-button tuning, turret tuner with variable tuning element having a number of predetermined settings and adjustable to a desired one of these settings
    • H03J5/0245Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form
    • H03J5/0272Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form the digital values being used to preset a counter or a frequency divider in a phase locked loop, e.g. frequency synthesizer
    • H03J5/0281Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form the digital values being used to preset a counter or a frequency divider in a phase locked loop, e.g. frequency synthesizer the digital values being held in an auxiliary non erasable memory
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40Circuits
    • H04B1/44Transmit/receive switching

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Transceivers (AREA)

Abstract

내용 없음.

Description

위상동기 루프의 락 검출 시스템
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명 위상동기 루프의 락 검출 시스템 구성도,
제3도는 제2도의 제1락 검출부에 대한 상세 회로도,
제4(가) 내지 (마)도는 제3도의 각부 출력 파형도.

Claims (3)

  1. 송,수신주파수를 카운트하는 송,수신카운터부(3)(1)의 설정된 주파수와 기준카운터부(4)로 부터 발생된 기준주파수를 비교검출하여 그에 따른 위상데이타(PD2)(PD1)를 출력하는 위상검출부(7)(5)로 된 위상동기 루프의 락 검출 시스템에 있어서, 상기 위상검출부(7)(5)로 부터 출력된 위상데이타를 검출하여 그 위상검출부(7)(5)가 락이 되었을시 외부로 락 데이타(LD2)(LD1)를 출력하여 알리는 제1,2락 검출부(9)(6)로 구성함을 특징으로 하는 위상동기 루프의 락 검출 시스템.
  2. 제1항에 있어서, 제1락검출부(9)는 상기 위상검출부(5)의 락신호를 기준카운터부(4)로 부터 출력된 기준주파수에 동기시켜 리세트신호를 발생하는 리세트발생부(9a)와, 상기 기준카운터부(4)의 기준주파수를 2,4,8,16 분주하는 분주기(9b)의 출력신호를 버퍼링하여 락데이타(LD1)를 출력하는 버퍼부(9c)로 구비함을 특징으로 하는 한 위상동기 루프의 락 검출 시스템.
  3. 제2항에 있어서, 기준카운터부(4)의 기준주파수는 2.5KHZ 및 1.28MHZ로 함을 특징으로 한 위상동기 루프의 락 검출 시스템.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910007868A 1991-05-15 1991-05-15 듀얼 위상동기 루프의 락 검출장치 KR930008433B1 (ko)

Priority Applications (5)

Application Number Priority Date Filing Date Title
KR1019910007868A KR930008433B1 (ko) 1991-05-15 1991-05-15 듀얼 위상동기 루프의 락 검출장치
US07/880,774 US5307382A (en) 1991-05-15 1992-05-11 Lock apparatus for dual phase locked loop
JP4122216A JPH05218897A (ja) 1991-05-15 1992-05-14 デュアルpll(位相同期ループ)のロック装置
TW084208239U TW316019U (en) 1991-05-15 1992-05-14 Receive lock apparatus for dual phase locked loop
DE4216148A DE4216148C2 (de) 1991-05-15 1992-05-15 Verriegelungsschaltung für einen dualen Phasenregelkreis

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910007868A KR930008433B1 (ko) 1991-05-15 1991-05-15 듀얼 위상동기 루프의 락 검출장치

Publications (2)

Publication Number Publication Date
KR920022686A true KR920022686A (ko) 1992-12-19
KR930008433B1 KR930008433B1 (ko) 1993-08-31

Family

ID=19314482

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910007868A KR930008433B1 (ko) 1991-05-15 1991-05-15 듀얼 위상동기 루프의 락 검출장치

Country Status (5)

Country Link
US (1) US5307382A (ko)
JP (1) JPH05218897A (ko)
KR (1) KR930008433B1 (ko)
DE (1) DE4216148C2 (ko)
TW (1) TW316019U (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960012921B1 (ko) * 1993-10-06 1996-09-25 현대전자산업 주식회사 위상 록 루프 회로
US5751777A (en) * 1996-05-03 1998-05-12 Symmetricom, Inc. Multiple input frequency locked loop
JPH10224150A (ja) 1997-02-05 1998-08-21 Matsushita Electric Ind Co Ltd 映像信号送出装置
KR100574927B1 (ko) * 1999-10-29 2006-05-02 삼성전자주식회사 듀얼 위상검출기
US6927635B2 (en) * 2003-08-14 2005-08-09 Toshiba America Electronic Components, Inc. Lock detectors having a narrow sensitivity range
CN100346576C (zh) * 2004-03-31 2007-10-31 日本胜利株式会社 数字pll的锁定检测电路

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4689806A (en) * 1983-11-07 1987-08-25 Hughes Aircraft Company Receiver mode control for acquiring and tracking a signal
US4785260A (en) * 1986-03-18 1988-11-15 International Mobile Machines Corporation Frequency synthesizer for broadcast telephone system having multiple assignable frequency channels

Also Published As

Publication number Publication date
DE4216148A1 (de) 1992-11-19
US5307382A (en) 1994-04-26
DE4216148C2 (de) 1994-06-16
TW316019U (en) 1997-09-11
JPH05218897A (ja) 1993-08-27
KR930008433B1 (ko) 1993-08-31

Similar Documents

Publication Publication Date Title
KR920022684A (ko) 고주파 위상 동기 루프용 주파수 제어 발진기
KR930018869A (ko) 클럭 신호를 동적으로 발생하는 회로 및 방법
KR950022152A (ko) 위상 고정 루프(pll)회로를 구비하는 신호 처리 장치
KR19980042889A (ko) 동기 입력신호 주파수와 수평 스캔주파수를 동기시키는데사용되는 위상동기루프를 갖는 비디오 디스플레이 장치
KR920022686A (ko) 위상동기 루프의 락 검출 시스템
KR940023208A (ko) 고선명 텔레비젼용 디지탈 오디오 기기의 클럭검출 및 위상동기 루프장치
US4686482A (en) Clock signal arrangement for regenerating a clock signal
ES2108631A1 (es) Recuperador de reloj de datos.
KR890007491A (ko) 주파수 동기 루프용 주파수 검파기
KR920001314A (ko) 다중-동기화 모니터 수평 편향 주파수 변경용 광동작 범위 자동장치
KR910009005A (ko) 통신네트워크에 접속되는 단말장치
KR100525079B1 (ko) 클럭 분주 회로
KR950016217A (ko) 클럭 신호 생성 장치
KR950007297A (ko) 위상 동기 루프 및 동작 방법
KR950016008A (ko) 삼중 위상 동기 루프
KR930004859B1 (ko) 위상 고정 루프 회로의 위상 검출장치
KR970004501A (ko) 개선된 위상 고정 루프(pll)회로를 구비한 클럭 발생 회로
KR950013045A (ko) 위상동기루프의 위상차정보 처리회로
KR930015650A (ko) 루프잡음성분을 감소시킨 pll 시스템
KR970004321A (ko) 위상동기 루프회로의 검출 위상차신호 출력회로
KR970016591A (ko) 위상동기루프(pll) 회로의 동기유지범위 측정장치
KR0123823B1 (ko) 위상동기루프 회로의 오동작 방지회로
KR940011649B1 (ko) 클럭 복원 회로
KR900005263A (ko) 멀티노드 시스템에서의 시스템동기 클럭재생회로
KR930015358A (ko) Pll회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020716

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee