KR920019126A - Random Noise Generation Circuit - Google Patents

Random Noise Generation Circuit Download PDF

Info

Publication number
KR920019126A
KR920019126A KR1019910003612A KR910003612A KR920019126A KR 920019126 A KR920019126 A KR 920019126A KR 1019910003612 A KR1019910003612 A KR 1019910003612A KR 910003612 A KR910003612 A KR 910003612A KR 920019126 A KR920019126 A KR 920019126A
Authority
KR
South Korea
Prior art keywords
parallel
output
data
converting
random noise
Prior art date
Application number
KR1019910003612A
Other languages
Korean (ko)
Other versions
KR940011279B1 (en
Inventor
이계철
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019910003612A priority Critical patent/KR940011279B1/en
Publication of KR920019126A publication Critical patent/KR920019126A/en
Application granted granted Critical
Publication of KR940011279B1 publication Critical patent/KR940011279B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Noise Elimination (AREA)

Abstract

내용 없음No content

Description

랜덤노이즈 발생회로Random Noise Generation Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 회로도.1 is a circuit diagram according to the present invention.

Claims (2)

데이타 통신 시스템을 이용 통신시 통신자 이외의 타인이 데이타를 유출 할 수 없도록 전송 데이타를 변환하는 회로에 있어서, 제너다이오드의 브랙다운 현상과 트랜지스터의 동작을 이용 랜덤한 노이즈성분을 생성출력하는 자연노이즈 발생수단(10)과, 상기 자연노이즈 발생수단(10)의 출력을 받아 증폭하는 증폭수단(20)과, 소정 디지탈 데이타가 입력될시 이를 상기 증폭수단(20)의 자연노이즈로 셈플링하여 변환 출력하는 셈플링수단(30)과, 상기 셈플링수단(3)의 출력을 상기 증폭수단(20)의 반전출력에 동기시켜 병렬데이타로 변환출력하는 직병렬 변환수단(40)과, 상기 직병렬 변환수단(40)의 출력을 소정 래치신호(RG)에 의해 래치출력하는 버퍼(50)로 구성함을 특징으로 하는 랜덤노이즈 발생회로.In a circuit that converts transmission data so that no one other than the operator can leak data during communication using a data communication system, natural noise generating and outputting random noise components by using the breakdown phenomenon of the zener diode and the operation of the transistor. Generating means 10, amplifying means 20 for receiving and amplifying the output of the natural noise generating means 10, and when predetermined digital data is inputted, it is converted into a natural noise of the amplifying means 20 by converting it. A series-parallel conversion means (40) for outputting, a parallel-parallel conversion means (40) for converting the output of the sampling means (3) into parallel data in synchronization with the inverted output of the amplification means (20), and the series-parallel And a buffer (50) which latches the output of the converting means (40) by a predetermined latch signal (RG). 제1항에 있어서, 자연노이즈 발생수단(10)은 가변저항(R1)과 캐패시터(C1)와 제너다이오드(D1)와 트랜지스터(Q1)와 저항(R2)으로 구성하고, 상기 셈플링수단(30)은 4비트 D타입 플립플롭(31)과 4개의 익스클루시브 오아게이트(32-35)로 구성함을 특징으로 하는 랜덤노이즈 발생회로.The method of claim 1, wherein the natural noise generating means 10 comprises a variable resistor (R1), a capacitor (C1), a zener diode (D1), a transistor (Q1) and a resistor (R2). ) Is a random noise generation circuit comprising a 4-bit D-type flip-flop (31) and four exclusive orifices (32-35). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910003612A 1991-03-06 1991-03-06 Random data oscillating circuit using random noise KR940011279B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910003612A KR940011279B1 (en) 1991-03-06 1991-03-06 Random data oscillating circuit using random noise

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910003612A KR940011279B1 (en) 1991-03-06 1991-03-06 Random data oscillating circuit using random noise

Publications (2)

Publication Number Publication Date
KR920019126A true KR920019126A (en) 1992-10-22
KR940011279B1 KR940011279B1 (en) 1994-12-03

Family

ID=19311833

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910003612A KR940011279B1 (en) 1991-03-06 1991-03-06 Random data oscillating circuit using random noise

Country Status (1)

Country Link
KR (1) KR940011279B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020020989A (en) * 2000-07-24 2002-03-18 추후보정 Method of generating random numbers

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020020989A (en) * 2000-07-24 2002-03-18 추후보정 Method of generating random numbers

Also Published As

Publication number Publication date
KR940011279B1 (en) 1994-12-03

Similar Documents

Publication Publication Date Title
SE9301546L (en) MAXIMALSOEKNINGSKRETS
KR890006048A (en) Modem device
KR910019337A (en) Multifunction Scan Flip-Flop
KR890009117A (en) Limited metastable time synchronizer
KR950004756A (en) Signal processing circuit
KR910005571A (en) High Speed CMOS Differential Interface Circuit
KR920019126A (en) Random Noise Generation Circuit
KR960027364A (en) Digital Audio Signal Mixing Circuit
DE3378151D1 (en) Arrangement for generating pseudo-random sequences in the ami code
KR890004233A (en) Bit sequential integration circuit
KR910010952A (en) Volume control circuit of telephone ring signal
KR930001614A (en) Multiple signal transmitter
KR880012027A (en) Serial-to-parallel and parallel-to-serial shared converter
KR940010562A (en) Duobinary conversion circuit
KR960026743A (en) Data transmission device
JPS5757080A (en) Picture processing device
KR880003486A (en) Differential PCM signal formation method and device
JPS6410732A (en) Signal conversion transmission circuit
KR940005021A (en) Subscriber status remote confirmation circuit
SU1172045A1 (en) Device for generating bipulse signal
SU520698A1 (en) Pulse suppressor
KR100242692B1 (en) Input apparatus for pulse code modulation data
KR920000500A (en) Scanner abnormality and horizontal synchronous cycle check circuit in laser printer
KR920017374A (en) Analog-to-digital converter
SU708534A1 (en) Telephone set circuit talk portion

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20001201

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee