KR920011177A - Ring melody generation circuit of simple exchange system - Google Patents

Ring melody generation circuit of simple exchange system Download PDF

Info

Publication number
KR920011177A
KR920011177A KR1019900019003A KR900019003A KR920011177A KR 920011177 A KR920011177 A KR 920011177A KR 1019900019003 A KR1019900019003 A KR 1019900019003A KR 900019003 A KR900019003 A KR 900019003A KR 920011177 A KR920011177 A KR 920011177A
Authority
KR
South Korea
Prior art keywords
ring
bit
cadence
generation circuit
exchange system
Prior art date
Application number
KR1019900019003A
Other languages
Korean (ko)
Inventor
이태규
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019900019003A priority Critical patent/KR920011177A/en
Publication of KR920011177A publication Critical patent/KR920011177A/en

Links

Landscapes

  • Devices For Supply Of Signal Current (AREA)

Abstract

내용 없음No content

Description

간이 교환시스템의 링 멜로디 발생회로Ring melody generation circuit of simple exchange system

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 간이 교환시스템의 구성도, 제2도는 링 데이터 수시흐름도, 제3도는 수신 데이터를 처리하는 흐름도.1 is a block diagram of a simplified exchange system, FIG. 2 is a flow diagram of ring data, and FIG. 3 is a flowchart of processing received data.

Claims (1)

간이 교환시스템에 있어서, 주제어부로 부터 수신한 링 데이터를 분석하여 링 신호의 종류에 따라 온/오프 주기를 나타내는 제1비트들을 세트하고 링 주파수 데이터를 분석하여 해당 링 주파수 형태를 나타내는 제2비트들을 세트하는 데이터 처리과정과, 상기 과정 수행후 상기 비트의 세트상태를 분석하여 세트된 비트에 의해 지정되는 링 은 주기로 링 카덴스 비트를 세트시키는 링 카덴스 제어과정과, 상기 과정에서 링 카덴스 비트가 세트 상태일시 세트된 제2비트를 분석하여 상기 링 카덴스 비트 세트 주기동안 링 멜로디 신호를 발생하는 멜로디 발생 과정으로 이루어짐을 특징으로 하는 간이 교환시스템의 링 멜로디 발생방법.In the simplified switching system, the ring data received from the main control unit is analyzed to set first bits representing an on / off period according to the type of ring signal, and the ring bits are analyzed to determine the second bits representing the corresponding ring frequency type. A data processing process for setting, and a ring cadence control process for setting a ring cadence bit in a cycle designated by the set bit by analyzing the set state of the bit after performing the process; and in the process, the ring cadence bit is set And a melody generation process of generating a ring melody signal during the ring cadence bit set period by analyzing the temporarily set second bit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900019003A 1990-11-22 1990-11-22 Ring melody generation circuit of simple exchange system KR920011177A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900019003A KR920011177A (en) 1990-11-22 1990-11-22 Ring melody generation circuit of simple exchange system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900019003A KR920011177A (en) 1990-11-22 1990-11-22 Ring melody generation circuit of simple exchange system

Publications (1)

Publication Number Publication Date
KR920011177A true KR920011177A (en) 1992-06-27

Family

ID=67537816

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900019003A KR920011177A (en) 1990-11-22 1990-11-22 Ring melody generation circuit of simple exchange system

Country Status (1)

Country Link
KR (1) KR920011177A (en)

Similar Documents

Publication Publication Date Title
KR910003638A (en) Data processing device
KR920011177A (en) Ring melody generation circuit of simple exchange system
KR910005570A (en) Programmable Subframe PWM Circuit
KR900015474A (en) Digital data expansion method and data expansion circuit
KR940004642A (en) Column address latch signal generator
KR950015351A (en) Video Accompaniment System and Its Control Method
KR920005540A (en) Method and apparatus for synchronously detecting FSK signal
SU1644165A2 (en) Data retrieval and editing device
KR920015770A (en) Frame Pattern Detection Circuit of DM Communication System Receiving System
JPS5489519A (en) Loop timing system
KR940010770A (en) Aspect ratio conversion output device
KR910012908A (en) Operation processing controller
KR900019427A (en) How to generate tone and ring in extension telephone
KR900012159A (en) Instruction mode performing apparatus and method
JPS5792484A (en) Timing pulse generating circuit
JPS5467348A (en) Microprogram control system
KR890011343A (en) Local currency hourly billing method of electronic exchange
KR970002684A (en) Interrupt Bus Data Pattern Extractor for Computer System
KR900001150A (en) PCM data generation circuit
KR890013914A (en) Channel assignment circuit of digital exchange
KR960009398A (en) Synchronous Clock Generation Circuit
KR910017278A (en) Micro Program Control
JPS6482147A (en) Memory access control system
KR910007274A (en) Clock selection circuit
KR980004015A (en) High Speed Multiplier with Pipeline Stage

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination