KR910012908A - Operation processing controller - Google Patents

Operation processing controller Download PDF

Info

Publication number
KR910012908A
KR910012908A KR1019890019695A KR890019695A KR910012908A KR 910012908 A KR910012908 A KR 910012908A KR 1019890019695 A KR1019890019695 A KR 1019890019695A KR 890019695 A KR890019695 A KR 890019695A KR 910012908 A KR910012908 A KR 910012908A
Authority
KR
South Korea
Prior art keywords
control means
arithmetic operation
main control
operation processing
command signal
Prior art date
Application number
KR1019890019695A
Other languages
Korean (ko)
Other versions
KR930008034B1 (en
Inventor
이승희
Original Assignee
송세창
삼성항공산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 송세창, 삼성항공산업 주식회사 filed Critical 송세창
Priority to KR8919695A priority Critical patent/KR930008034B1/en
Publication of KR910012908A publication Critical patent/KR910012908A/en
Application granted granted Critical
Publication of KR930008034B1 publication Critical patent/KR930008034B1/en

Links

Landscapes

  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Selective Calling Equipment (AREA)

Abstract

내용 없음.No content.

Description

연산처리 제어장치Operation processing controller

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명에 의한 연산처리 제어장치의 개략적인 구성을 도시한 개요도.2 is a schematic diagram showing a schematic configuration of an arithmetic processing control apparatus according to the present invention.

제3도는 본 발명에 따른 연산처리 제어장치의 상세한 구성을 도시한 실시예도.3 is an exemplary diagram showing a detailed configuration of an arithmetic processing control apparatus according to the present invention.

Claims (1)

산술연산 처리를 하기 위하여 내장된 프로그램을 수행함으로써 획득한 산술연산 명령신호를 전송하는 주제어수단(10), 상기 주제어수단(10)에서 전송되는 산술연산 명령신호를 받아서 스타트 업 제어신호를 전송하는 전송수단(20), 상기 주제어수단(10)에서 발생하는 산술연산 명령신호를 받아서 항상 스타트 업상태를 유지하여 산술연산을 수행하는 부제어수단(30), 상기 주제어수단(10)에서 칩선택신호를 받아서 주제어수단의 데이타 인식 신호를 발생시킴으로써 지연시간을 완전히 줄이는 쉬프트 레지스터(40), 상기 주·부제어수단(10)(30)의 각 판독 사이클을 서로 동기시키는 동기수단(50)으로 구성함을 특징으로 하는 연산처리 제어장치.A main control means 10 for transmitting an arithmetic operation command signal obtained by performing a built-in program for arithmetic operation processing, a transmission for receiving an arithmetic operation command signal transmitted from the main control means 10 and transmitting a start-up control signal Means 20, the sub-control means 30 which receives the arithmetic operation command signal generated from the main control means 10 and always maintains the start-up state to perform the arithmetic operation, and the main control means 10 receives the chip selection signal. And a shift register 40 for completely reducing the delay time by generating a data recognition signal of the main control means, and a synchronization means 50 for synchronizing each read cycle of the main and sub control means 10 and 30 with each other. Operation processing control device characterized in that. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR8919695A 1989-12-27 1989-12-27 Apparatus for controlling arithmatic process KR930008034B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR8919695A KR930008034B1 (en) 1989-12-27 1989-12-27 Apparatus for controlling arithmatic process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR8919695A KR930008034B1 (en) 1989-12-27 1989-12-27 Apparatus for controlling arithmatic process

Publications (2)

Publication Number Publication Date
KR910012908A true KR910012908A (en) 1991-08-08
KR930008034B1 KR930008034B1 (en) 1993-08-25

Family

ID=19293801

Family Applications (1)

Application Number Title Priority Date Filing Date
KR8919695A KR930008034B1 (en) 1989-12-27 1989-12-27 Apparatus for controlling arithmatic process

Country Status (1)

Country Link
KR (1) KR930008034B1 (en)

Also Published As

Publication number Publication date
KR930008034B1 (en) 1993-08-25

Similar Documents

Publication Publication Date Title
KR920001316A (en) Information processing device
KR940010083A (en) Data Output Buffer of Synchronous Semiconductor Memory Device
KR870010444A (en) Data processor
KR920001212A (en) Test method of semiconductor device
KR910008565A (en) Branch control circuit
KR830010423A (en) Data exchange method of data processing system
KR910012908A (en) Operation processing controller
KR850000859A (en) Information signal transmission method
KR910003475A (en) Sequence controller
KR930005366A (en) Device and method for outputting valid data only and memory device
KR880000961A (en) Video memory
KR910010933A (en) Latency Compensation and Line Drive Units for PCM Data Transfer
KR950025554A (en) Computer motion control system
KR960024803A (en) Clock signal input device of synchronous memory device
KR910013783A (en) Manipulator Reference Clock Board Assembly
KR910012867A (en) Operation system control device by computer
KR890003167A (en) Delta modulation frame synchronization signal detection circuit
KR960025129A (en) Control signal regulator between two processors with different pulse rates
JPS55123723A (en) Chinese character input device
KR950001466A (en) Keyboard control circuit
KR930004866A (en) High speed data transmission and reception interface circuit and method
KR970029301A (en) Liquid crystal display signal processing circuit of data enable signal priority processing
KR970014428A (en) Subprocessor with High-Speed Parallel Synchronous Bus Structure in Small Capacity Electronic Switching System
KR840000979A (en) Data transfer device
KR930015776A (en) Automatic Character Positioning Method of Character Generator

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980327

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee